{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T10:34:45Z","timestamp":1760783685884,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488886","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-4","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Towards structured ASICs using polarity-tunable Si nanowire transistors"],"prefix":"10.1145","author":[{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"first","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL"}]},{"given":"Michele","family":"De Marchi","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL"}]},{"given":"Luca","family":"Amar\u00f9","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL"}]},{"given":"Shashikanth","family":"Bobba","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL"}]},{"given":"Davide","family":"Sacchetto","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL and Microelectronic Systems Laboratory (LSM), Lausanne, Switzerland"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[{"name":"Microelectronic Systems Laboratory (LSM), Lausanne, Switzerland"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"Integrated Systems Laboratory (LSI), EPFL"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"e_1_3_2_1_2_1","volume-title":"Dig.","author":"Suk S. D.","year":"2005","unstructured":"S. D. Suk radius twin silicon nanowire mosfet (tsnwfet): fabrication on bulk si wafer, characteristics, and reliability,\" IEDM Tech . Dig. , 2005 . S. D. Suk et al., \"High performance 5nm radius twin silicon nanowire mosfet (tsnwfet): fabrication on bulk si wafer, characteristics, and reliability,\" IEDM Tech. Dig., 2005."},{"key":"e_1_3_2_1_3_1","volume-title":"Dig.","author":"Bangsaruntip S.","year":"2009","unstructured":"S. Bangsaruntip performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling,\" IEDM Tech . Dig. , 2009 . S. Bangsaruntip et al., \"High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling,\" IEDM Tech. Dig., 2009."},{"key":"e_1_3_2_1_4_1","volume-title":"Dig.","author":"Appenzeller J.","year":"2006","unstructured":"J. Appenzeller , J. Knoch , E. Tutuc , M. Reuter and S. Guha , \" Dual-gate silicon nanowire transistors with nickel silicide contacts,\" IEDM Tech . Dig. , 2006 . J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter and S. Guha, \"Dual-gate silicon nanowire transistors with nickel silicide contacts,\" IEDM Tech. Dig., 2006."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3280042"},{"key":"e_1_3_2_1_8_1","volume-title":"Dig.","author":"Ben Jamaa M. H.","year":"2009","unstructured":"M. H. Ben Jamaa , K. Mohanram and G. De Micheli , \" Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis,\" DATE Tech . Dig. , 2009 . M. H. Ben Jamaa, K. Mohanram and G. De Micheli, \"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis,\" DATE Tech. Dig., 2009."},{"key":"e_1_3_2_1_9_1","first-page":"2365","article-title":"CNTFET modeling and reconfigurable logic-circuit design","volume":"54","author":"O'Connor I.","year":"2007","unstructured":"I. O'Connor , \" CNTFET modeling and reconfigurable logic-circuit design ,\" IEEE Trans. on CAS , vol. 54 , pp. 2365 -- 2379 , 2007 . I. O'Connor et al., \"CNTFET modeling and reconfigurable logic-circuit design,\" IEEE Trans. on CAS, vol. 54, pp. 2365--2379, 2007.","journal-title":"IEEE Trans. on CAS"},{"key":"e_1_3_2_1_10_1","volume-title":"Dig.","author":"De M.","year":"2012","unstructured":"M. De Marchi et al., \"Polarity control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs,\" IEDM Tech . Dig. , 2012 . M. De Marchi et al., \"Polarity control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs,\" IEDM Tech. Dig., 2012."},{"key":"e_1_3_2_1_11_1","volume-title":"Digital Integrated Circuits: A Design Perspective,\" Prentice Hall","author":"Rabaey J. M.","year":"2003","unstructured":"J. M. Rabaey , A. P. Chandrakasan and B. Nikolic , \" Digital Integrated Circuits: A Design Perspective,\" Prentice Hall , 2003 J. M. Rabaey, A. P. Chandrakasan and B. Nikolic, \"Digital Integrated Circuits: A Design Perspective,\" Prentice Hall, 2003"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024921"},{"key":"e_1_3_2_1_13_1","volume-title":"Dig.","author":"Amar\u00f9 L.","year":"2013","unstructured":"L. Amar\u00f9 , P.-E. Gaillardon and G. De Micheli , \" Biconditional BDD: A Novel Canonical BDD targeting the Synthesis of XOR-rich Circuits,\" DATE Tech . Dig. , 2013 . L. Amar\u00f9, P.-E. Gaillardon and G. De Micheli, \"Biconditional BDD: A Novel Canonical BDD targeting the Synthesis of XOR-rich Circuits,\" DATE Tech. Dig., 2013."},{"key":"e_1_3_2_1_14_1","article-title":"Maximization of layout printability\/manufacturability by extreme layout regularity","volume":"6","author":"Jhaveri T.","year":"2007","unstructured":"T. Jhaveri , \" Maximization of layout printability\/manufacturability by extreme layout regularity ,\" J. of Micro\/Nanolith. MEMS , vol. 6 , 2007 . T. Jhaveri et al., \"Maximization of layout printability\/manufacturability by extreme layout regularity,\" J. of Micro\/Nanolith. MEMS, vol.6, 2007.","journal-title":"J. of Micro\/Nanolith. MEMS"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228369"},{"key":"e_1_3_2_1_16_1","volume-title":"Dig.","author":"Gaillardon P.-E.","year":"2013","unstructured":"P.-E. Gaillardon : From Devices to Regular ASICs,\" DATE Tech . Dig. , 2013 . P.-E. Gaillardon et al., \"Vertically Stacked Double Gate Nanowires FETs with Controllable Polarity: From Devices to Regular ASICs,\" DATE Tech. Dig., 2013."},{"key":"e_1_3_2_1_17_1","volume-title":"Dig.","author":"Amar\u00f9 L.","year":"2013","unstructured":"L. Amar\u00f9 , P.-E. Gaillardon and G. De Micheli , \" MIXSyn: An Area-Efficient Logic Synthesis Methodology for Mixed XOR-AND\/OR Dominated Circuits,\" ASP-DAC Tech . Dig. , 2013 . L. Amar\u00f9, P.-E. Gaillardon and G. De Micheli, \"MIXSyn: An Area-Efficient Logic Synthesis Methodology for Mixed XOR-AND\/OR Dominated Circuits,\" ASP-DAC Tech. Dig., 2013."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488792"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488886","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488886"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":18,"alternative-id":["10.1145\/2463209.2488886","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488886","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}