{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:00Z","timestamp":1750306980627,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488899","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable pipelined coprocessor for multi-mode communication transmission"],"prefix":"10.1145","author":[{"given":"Liang","family":"Tang","sequence":"first","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Jude Angelo","family":"Ambrose","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"University of New South Wales, Sydney, Australia"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.327"},{"key":"e_1_3_2_1_2_1","unstructured":"\"Bcm4330 product brief.\" Available at: www.broadcom.com.  \"Bcm4330 product brief.\" Available at: www.broadcom.com."},{"key":"e_1_3_2_1_3_1","volume-title":"FIE'09","author":"Nagurney L. S.","year":"2009","unstructured":"L. S. Nagurney , \"Software defined radio in the electrical and computer engineering curriculum,\" in Proceedings of the 39th IEEE international conference on Frontiers in education conference , FIE'09 , 2009 . L. S. Nagurney, \"Software defined radio in the electrical and computer engineering curriculum,\" in Proceedings of the 39th IEEE international conference on Frontiers in education conference, FIE'09, 2009."},{"key":"e_1_3_2_1_4_1","unstructured":"N. Himanshu Shekhar C. B. Mahto \"FPGA Implementation of Tunable FFT For SDR Receiver \" in International Journal of Computer Science and Network Security pp. 186--190 2009.  N. Himanshu Shekhar C. B. Mahto \"FPGA Implementation of Tunable FFT For SDR Receiver \" in International Journal of Computer Science and Network Security pp. 186--190 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.22"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.239"},{"key":"e_1_3_2_1_7_1","first-page":"790","volume-title":"SDR waveform components implementation on single FPGA multiprocessor platform,\" in ICECS","author":"Taj M. I.","year":"2010","unstructured":"M. I. Taj , O. Hammami , and M. Akil , \" SDR waveform components implementation on single FPGA multiprocessor platform,\" in ICECS , pp. 790 -- 793 , Dec. 2010 . M. I. Taj, O. Hammami, and M. Akil, \"SDR waveform components implementation on single FPGA multiprocessor platform,\" in ICECS, pp. 790--793, Dec. 2010."},{"key":"e_1_3_2_1_8_1","unstructured":"\"Multiband ofdm physical layer specification \" 2005. Available at: http:\/\/www.wimedia.org\/.  \"Multiband ofdm physical layer specification \" 2005. Available at: http:\/\/www.wimedia.org\/."},{"key":"e_1_3_2_1_9_1","unstructured":"\"Official ieee 802.11 working group project timelines \" 2011. Available at: http:\/\/www.ieee802.org\/11\/Reports\/802.11_Timelines.htm.  \"Official ieee 802.11 working group project timelines \" 2011. Available at: http:\/\/www.ieee802.org\/11\/Reports\/802.11_Timelines.htm."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.71"},{"key":"e_1_3_2_1_11_1","volume-title":"An SDR inspired design for the FPGA implementation of 802.11a baseband system,\" in IEEE Symposium on Consumer Electronics","author":"Coulton P.","year":"2004","unstructured":"P. Coulton and D. Carline , \" An SDR inspired design for the FPGA implementation of 802.11a baseband system,\" in IEEE Symposium on Consumer Electronics , 2004 . P. Coulton and D. Carline, \"An SDR inspired design for the FPGA implementation of 802.11a baseband system,\" in IEEE Symposium on Consumer Electronics, 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/35.747258"},{"key":"e_1_3_2_1_13_1","volume-title":"Conference","author":"Dick C.","year":"1999","unstructured":"C. Dick and F. Harris , \" Configurable logic for digital communications it's about time,\" in Signals, Systems, and Computers , Conference , 1999 . C. Dick and F. Harris, \"Configurable logic for digital communications it's about time,\" in Signals, Systems, and Computers, Conference, 1999."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"H. Karimi N. Anderson and P. McAndrew \"Digital signal processing aspects of software definable radios \" in IEE Colloquium on Adaptable and Multistandard Mobile Radio Terminals 1998.  H. Karimi N. Anderson and P. McAndrew \"Digital signal processing aspects of software definable radios \" in IEE Colloquium on Adaptable and Multistandard Mobile Radio Terminals 1998.","DOI":"10.1049\/ic:19980564"},{"key":"e_1_3_2_1_16_1","volume-title":"Software defined baseband processing for 3G base stations,\" in 4th International Conference on 3G Mobile Communication Technologie","author":"Pulley D.","year":"2003","unstructured":"D. Pulley and R. Baines , \" Software defined baseband processing for 3G base stations,\" in 4th International Conference on 3G Mobile Communication Technologie , 2003 . D. Pulley and R. Baines, \"Software defined baseband processing for 3G base stations,\" in 4th International Conference on 3G Mobile Communication Technologie, 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850844"},{"key":"e_1_3_2_1_18_1","volume-title":"Amira","author":"Krill B.","year":"2011","unstructured":"B. Krill and A. Amira , \" Efficient reconfigurable architectures of generic cyclic convolution,\" in B. Krill, A . Amira , 2011 . B. Krill and A. Amira, \"Efficient reconfigurable architectures of generic cyclic convolution,\" in B. Krill, A. Amira, 2011."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.14"},{"key":"e_1_3_2_1_20_1","volume-title":"Design of a novel fsm based reconfigurable multimode interleaver for wlan application,\" in International Conference on Devices and Communications","author":"Upadhyaya B. K.","year":"2011","unstructured":"B. K. Upadhyaya and S. K. Sanyal , \" Design of a novel fsm based reconfigurable multimode interleaver for wlan application,\" in International Conference on Devices and Communications , 2011 . B. K. Upadhyaya and S. K. Sanyal, \"Design of a novel fsm based reconfigurable multimode interleaver for wlan application,\" in International Conference on Devices and Communications, 2011."},{"key":"e_1_3_2_1_21_1","volume-title":"Reconfigurable area and power efficient i-q mapper for adaptive modulation,\" in International Midwest Symposium on Circuits and Systems","author":"Smitha K.","year":"2011","unstructured":"K. Smitha , A. P. Vinod , and R. Mahesh , \" Reconfigurable area and power efficient i-q mapper for adaptive modulation,\" in International Midwest Symposium on Circuits and Systems , 2011 . K. Smitha, A. P. Vinod, and R. Mahesh, \"Reconfigurable area and power efficient i-q mapper for adaptive modulation,\" in International Midwest Symposium on Circuits and Systems, 2011."},{"key":"e_1_3_2_1_22_1","first-page":"180","volume-title":"Parallel implementation of convolution encoder for software defined radio on dsp architecture,\" in ICSAMOS","author":"Lin J.-C.","year":"2009","unstructured":"J.-C. Lin , C. Yu , M.-H. Yen , P.-A. Hsiung , S.-J. Chen , and Y. H. Hu , \" Parallel implementation of convolution encoder for software defined radio on dsp architecture,\" in ICSAMOS , pp. 180 -- 186 , 2009 . J.-C. Lin, C. Yu, M.-H. Yen, P.-A. Hsiung, S.-J. Chen, and Y. H. Hu, \"Parallel implementation of convolution encoder for software defined radio on dsp architecture,\" in ICSAMOS, pp. 180--186, 2009."},{"key":"e_1_3_2_1_23_1","volume-title":"Variable increment step based reconfigurable interleaver for multimode communication application,\" in ISCAS'13: The IEEE International Symposium on Circuits and Systems","author":"Tang L.","year":"2013","unstructured":"L. Tang , J. A. Ambrose , and S. Parameswaran , \" Variable increment step based reconfigurable interleaver for multimode communication application,\" in ISCAS'13: The IEEE International Symposium on Circuits and Systems , 2013 . L. Tang, J. A. Ambrose, and S. Parameswaran, \"Variable increment step based reconfigurable interleaver for multimode communication application,\" in ISCAS'13: The IEEE International Symposium on Circuits and Systems, 2013."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.153"},{"key":"e_1_3_2_1_25_1","unstructured":"\"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications \" 2011. Available at: http:\/\/standards.ieee.org\/.  \"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications \" 2011. Available at: http:\/\/standards.ieee.org\/."},{"key":"e_1_3_2_1_26_1","volume-title":"Digital communications","author":"Proakis J.","year":"2001","unstructured":"J. Proakis , Digital communications . McGraw-Hill series in electrical and computer engineering, McGraw-Hill , 2001 . J. Proakis, Digital communications. McGraw-Hill series in electrical and computer engineering, McGraw-Hill, 2001."},{"key":"e_1_3_2_1_27_1","unstructured":"\"ASIP Solutions ASIPMeister.\" Available at: http:\/\/www.asip-solutions.com\/en\/asip_meister.html\/.  \"ASIP Solutions ASIPMeister.\" Available at: http:\/\/www.asip-solutions.com\/en\/asip_meister.html\/."},{"key":"e_1_3_2_1_28_1","unstructured":"\"Mathworks matlab.\" Available at: http:\/\/www.mathworks.com\/.  \"Mathworks matlab.\" Available at: http:\/\/www.mathworks.com\/."},{"key":"e_1_3_2_1_29_1","unstructured":"\"Transistor count.\" Available at: http:\/\/en.wikipedia.org\/wiki\/Transistor_count.  \"Transistor count.\" Available at: http:\/\/en.wikipedia.org\/wiki\/Transistor_count."},{"key":"e_1_3_2_1_30_1","unstructured":"\"Xtensa Processor.\" Tensilica Inc. (http:\/\/www.tensilica.com).  \"Xtensa Processor.\" Tensilica Inc. (http:\/\/www.tensilica.com)."}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488899","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:38Z","timestamp":1750235978000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488899"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":30,"alternative-id":["10.1145\/2463209.2488899","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488899","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}