{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,17]],"date-time":"2026-10-17T22:19:23Z","timestamp":1792275563165,"version":"4.4.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488927","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["A method to abstract RTL IP blocks into C++ code and enable high-level synthesis"],"prefix":"10.1145","author":[{"given":"Nicola","family":"Bombieri","sequence":"first","affiliation":[{"name":"Universit\u00e0 di Verona, Verona - Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hung-Yi","family":"Liu","sequence":"additional","affiliation":[{"name":"Columbia University, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Verona, Verona - Italy and EDALab s.r.l., Verona - Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Carloni","sequence":"additional","affiliation":[{"name":"Columbia University, NY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Opencores. www.opencores.org.  Opencores. www.opencores.org."},{"key":"e_1_3_2_1_2_1","unstructured":"Accellera Systems Initiative. http:\/\/www.accellera.org.  Accellera Systems Initiative. http:\/\/www.accellera.org."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837283"},{"key":"e_1_3_2_1_4_1","unstructured":"Carbon Model Studio. http:\/\/carbondesignsystems.com\/.  Carbon Model Studio. http:\/\/carbondesignsystems.com\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514115"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"e_1_3_2_1_7_1","unstructured":"DVM. http:\/\/aldec.com.  DVM. http:\/\/aldec.com."},{"key":"e_1_3_2_1_8_1","unstructured":"FreeHDL-V2CC. http:\/\/linux.die.net\/man\/1\/freehdl-v2cc.  FreeHDL-V2CC. http:\/\/linux.die.net\/man\/1\/freehdl-v2cc."},{"key":"e_1_3_2_1_9_1","first-page":"2011","article-title":"\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011SysDrivers.pdf","year":"2011","unstructured":"http : \/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011SysDrivers.pdf . International Technology Roadmap for Semiconductors - 2011 , 2011 . http:\/\/www.itrs.net\/Links\/2011ITRS\/2011Chapters\/2011SysDrivers.pdf. International Technology Roadmap for Semiconductors - 2011, 2011.","journal-title":"International Technology Roadmap for Semiconductors -"},{"key":"e_1_3_2_1_10_1","first-page":"641","volume-title":"Proc. of ACM\/IEEE DATE","author":"Liu H.-Y.","year":"2012","unstructured":"H.-Y. Liu , M. Petracca , and L. P. Carloni . Compositional system-level design exploration with planning of high-level synthesis . In Proc. of ACM\/IEEE DATE , pages 641 -- 646 , 2012 . H.-Y. Liu, M. Petracca, and L. P. Carloni. Compositional system-level design exploration with planning of high-level synthesis. In Proc. of ACM\/IEEE DATE, pages 641--646, 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"e_1_3_2_1_12_1","unstructured":"Mentor Graphics: Algorithmic C Datatypes. http:\/\/www.mentor.com\/esl\/catapult\/algorithmic.  Mentor Graphics: Algorithmic C Datatypes. http:\/\/www.mentor.com\/esl\/catapult\/algorithmic."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039381"},{"key":"e_1_3_2_1_14_1","unstructured":"W. Snyder P. Wasson and D. Galbi. Verilator - Convert Verilog code to C++\/SystemC. http:\/\/www.veripool.org\/wiki\/verilator.  W. Snyder P. Wasson and D. Galbi. Verilator - Convert Verilog code to C++\/SystemC. http:\/\/www.veripool.org\/wiki\/verilator."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1049\/ess:20030104"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","location":"Austin Texas","acronym":"DAC '13","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:39Z","timestamp":1750235979000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":15,"alternative-id":["10.1145\/2463209.2488927","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488927","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}