{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:02Z","timestamp":1759147562801,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,29]]},"DOI":"10.1145\/2463209.2488950","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor"],"prefix":"10.1145","author":[{"given":"P. D. Sai","family":"Manoj","sequence":"first","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanwen","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Nanyang Technological University, Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"S. Vangal and et.al. \"An 80-Tile 1.28TFLOPS network-on-chip in 65 nm CMOS \" in IEEE ISSCC 2007.  S. Vangal and et.al. \"An 80-Tile 1.28TFLOPS network-on-chip in 65 nm CMOS \" in IEEE ISSCC 2007.","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"e_1_3_2_1_2_1","volume-title":"a 64-core SoC with mesh interconnect,\" in IEEE ISSCC","author":"Bell S.","year":"2008","unstructured":"S. Bell and et.al., \"TILE64#8482; processor : a 64-core SoC with mesh interconnect,\" in IEEE ISSCC , 2008 . S. Bell and et.al., \"TILE64#8482; processor: a 64-core SoC with mesh interconnect,\" in IEEE ISSCC, 2008."},{"key":"e_1_3_2_1_3_1","volume-title":"a many-core 3D processor with stacked memory,\" in IEEE CICC","author":"Healy M.","year":"2010","unstructured":"M. Healy and et.al., \"Design and analysis of 3D-MAPS : a many-core 3D processor with stacked memory,\" in IEEE CICC , 2010 . M. Healy and et.al., \"Design and analysis of 3D-MAPS: a many-core 3D processor with stacked memory,\" in IEEE CICC, 2010."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1529255.1529263"},{"key":"e_1_3_2_1_5_1","volume-title":"per-core DVFS using on-chip switching regulators,\" in IEEE HPCA","author":"Kim W.","year":"2008","unstructured":"W. Kim and et.al., \"System level analysis of fast , per-core DVFS using on-chip switching regulators,\" in IEEE HPCA , 2008 . W. Kim and et.al., \"System level analysis of fast, per-core DVFS using on-chip switching regulators,\" in IEEE HPCA, 2008."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970364"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"N. Sturcken and et.al. \"A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A\/mm2 \" in IEEE ISSCC 2012.  N. Sturcken and et.al. \"A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A\/mm 2 \" in IEEE ISSCC 2012.","DOI":"10.1109\/ISSCC.2012.6177064"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2010.10.001"},{"key":"e_1_3_2_1_10_1","unstructured":"\"MIPS processor cores \" http:\/\/www.mips.com\/products\/processor-cores\/.  \"MIPS processor cores \" http:\/\/www.mips.com\/products\/processor-cores\/."},{"key":"e_1_3_2_1_11_1","unstructured":"\"SPEC 2000 CPU benchmark suits \" http:\/\/www.spec.org\/cpu\/.  \"SPEC 2000 CPU benchmark suits \" http:\/\/www.spec.org\/cpu\/."},{"key":"e_1_3_2_1_12_1","unstructured":"\"Wattch version 1.02 \" http:\/\/www.eecs.harvard.edu\/~dbrooks\/wattch-form.html.  \"Wattch version 1.02 \" http:\/\/www.eecs.harvard.edu\/~dbrooks\/wattch-form.html."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"W. Kim and et.al. \"A fully-integrated 3-level DC\/DC converter for nanosecond-scale DVS with fast shunt regulation \" in IEEE ISSCC 2011.  W. Kim and et.al. \"A fully-integrated 3-level DC\/DC converter for nanosecond-scale DVS with fast shunt regulation \" in IEEE ISSCC 2011.","DOI":"10.1109\/ISSCC.2011.5746313"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"V. der Plas and et.al. \"Design issues and considerations for low-cost 3D TSV IC technology \" in IEEE ISSCC 2010.  V. der Plas and et.al. \"Design issues and considerations for low-cost 3D TSV IC technology \" in IEEE ISSCC 2010.","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"}],"event":{"name":"DAC '13: The 50th Annual Design Automation Conference 2013","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Austin Texas","acronym":"DAC '13"},"container-title":["Proceedings of the 50th Annual Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488950","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463209.2488950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:39Z","timestamp":1750235979000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463209.2488950"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":15,"alternative-id":["10.1145\/2463209.2488950","10.1145\/2463209"],"URL":"https:\/\/doi.org\/10.1145\/2463209.2488950","relation":{},"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}