{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:31Z","timestamp":1750306951371,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Nano-electronics Research Initiative (NRI) under INDEX center"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2013,5]]},"abstract":"<jats:p>Electron-spin based data storage for on-chip memories has the potential for ultra-high density, low power consumption, very high endurance, and reasonably low read\/write latency. In this article, we discuss the design challenges associated with spin-transfer torque (STT) MRAM in its state-of-the-art configuration. We propose an alternative bit cell configuration and three new genres of magnetic tunnel junction (MTJ) structures to improve STT-MRAM bit cell stabilities, write endurance, and reduce write energy consumption. The proposed multi-port, multi-pillar MTJ structures offer the unique possibility of electrical and spatial isolation of memory read and write. In order to realize ultralow power under process variations, we propose device, bit-cell and architecture level design techniques. Such design alternatives at multiple levels of design abstraction has been found to achieve substantially enhanced robustness, density, reliability and low power as compared to their charge-based counterparts for future embedded applications.<\/jats:p>","DOI":"10.1145\/2463585.2463590","type":"journal-article","created":{"date-parts":[[2013,6,5]],"date-time":"2013-06-05T12:09:34Z","timestamp":1370434174000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Dual pillar spin-transfer torque MRAMs for low power applications"],"prefix":"10.1145","volume":"9","author":[{"given":"Niladri N.","family":"Mojumder","sequence":"first","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuanyao","family":"Fong","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Augustine","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet K.","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri Harsha","family":"Choday","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University, West Lafayette, Indiana"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.878817"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2041330"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2781321"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3532960"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.9353"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the Symposium on VLSI Circuits (Digest of Technical Papers). 217--220","author":"Bette A.","year":"2003","unstructured":"Bette , A. , De Brosse , J. , 2003 . A high-speed 128Kbit MRAM core for future universal memory application . In Proceedings of the Symposium on VLSI Circuits (Digest of Technical Papers). 217--220 . Bette, A., De Brosse, J., et al. 2003. A high-speed 128Kbit MRAM core for future universal memory application. In Proceedings of the Symposium on VLSI Circuits (Digest of Technical Papers). 217--220."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2005187"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.372612"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2717556"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3109792"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"e_1_2_1_14_1","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"Huai Y.","year":"2008","unstructured":"Huai , Y. 2008 . Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects . AAPS Bull. 18 , 6, 33 -- 40 . Huai, Y. 2008. Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects. AAPS Bull. 18, 6, 33--40.","journal-title":"AAPS Bull."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07)","author":"Kawahara T.","year":"2007","unstructured":"Kawahara , T. , Takemura , R. , 2007 . 2 Mb SPin-transfer torque RAM (SPRAM)with bit-by-bit bidirectional current write and parallelizing-direction current read . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07) (Digest of Technical Papers). 480--482. Kawahara, T., Takemura, R., et al. 2007. 2 Mb SPin-transfer torque RAM (SPRAM)with bit-by-bit bidirectional current write and parallelizing-direction current read. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'07) (Digest of Technical Papers). 480--482."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.92.088302"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043645"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2043069"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210226"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3503882"},{"volume-title":"Proceedings of the Device Research Conference.","author":"Mojumder N. N.","key":"e_1_2_1_23_1","unstructured":"Mojumder , N. N. , Gupta , S. K. , and Roy , K . 2011. Dual pillar spin transfer torque MRAM with tilted magnetic anisotropy for fast and error-free switching and near-disturb-free read operations . In Proceedings of the Device Research Conference. Mojumder, N. N., Gupta, S. K., and Roy, K. 2011. Dual pillar spin transfer torque MRAM with tilted magnetic anisotropy for fast and error-free switching and near-disturb-free read operations. In Proceedings of the Device Research Conference."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116024"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977508"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting. 1--4, 7--9.","author":"Raychowdhury A.","key":"e_1_2_1_26_1","unstructured":"Raychowdhury , A. , Somasekhar , D. , Karnik , T. , and De , V . 2009. Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances . In Proceedings of the IEEE International Electron Devices Meeting. 1--4, 7--9. Raychowdhury, A., Somasekhar, D., Karnik, T., and De, V. 2009. Design space and scalability exploration of 1T-1STT MTJ memory arrays in the presence of variability and disturbances. In Proceedings of the IEEE International Electron Devices Meeting. 1--4, 7--9."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2709640"},{"volume-title":"Proceedings of the IEEE International Electron Devices Meeting. 121--124","author":"Salahuddin S.","key":"e_1_2_1_28_1","unstructured":"Salahuddin , S. , Datta , D. , Srivastava , P. , and Datta , S . 2007. Quantum transport simulation of tunneling based spin torque transfer (STT) devices: Design trade offs and torque efficiency . In Proceedings of the IEEE International Electron Devices Meeting. 121--124 . Salahuddin, S., Datta, D., Srivastava, P., and Datta, S. 2007. Quantum transport simulation of tunneling based spin torque transfer (STT) devices: Design trade offs and torque efficiency. In Proceedings of the IEEE International Electron Devices Meeting. 121--124."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(96)00062-5"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-8853(99)00289-9"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of Intermag'09","author":"Sun J. Z.","year":"2009","unstructured":"Sun , J. Z. , Gaidis , M. C. , 2009 . Spin-transfer-driven reversal in magnetic tunnel junctions: Torques, dynamics, and thermal activation effects . In Proceedings of Intermag'09 . Sun, J. Z., Gaidis, M. C., et al. 2009. Spin-transfer-driven reversal in magnetic tunnel junctions: Torques, dynamics, and thermal activation effects. In Proceedings of Intermag'09."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2015376"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.79.104408"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3536482"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837485"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463585.2463590","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2463585.2463590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:00Z","timestamp":1750235940000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2463585.2463590"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,5]]}},"alternative-id":["10.1145\/2463585.2463590"],"URL":"https:\/\/doi.org\/10.1145\/2463585.2463590","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2013,5]]},"assertion":[{"value":"2011-01-17","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-04-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}