{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:31Z","timestamp":1750306951179,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,7,6]],"date-time":"2013-07-06T00:00:00Z","timestamp":1373068800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,7,6]]},"DOI":"10.1145\/2464576.2482734","type":"proceedings-article","created":{"date-parts":[[2013,7,24]],"date-time":"2013-07-24T13:26:51Z","timestamp":1374672411000},"page":"1545-1552","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Sa based power efficient FPGA LUT mapping"],"prefix":"10.1145","author":[{"given":"Richard","family":"Dobson","sequence":"first","affiliation":[{"name":"King's College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathleen","family":"Steinh\u00f6fel","sequence":"additional","affiliation":[{"name":"King's College London, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,7,6]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"91","volume-title":"Simulated annealing. Local search in combinatorial optimization","author":"Aarts E. H.","year":"1997","unstructured":"E. H. Aarts , J. H. Korst , and P. J. Van Laarhoven . Simulated annealing. Local search in combinatorial optimization , pages 91 -- 120 , 1997 . E. H. Aarts, J. H. Korst, and P. J. Van Laarhoven. Simulated annealing. Local search in combinatorial optimization, pages 91--120, 1997."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188684"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5962\/bhl.title.29413"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/520550.835113"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1718098.1718107"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00940812"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266312"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2009.5250339"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"A.\n      Farrahi\n     and \n      M.\n      Sarrafzadeh\n  . \n  Fpga technology mapping for power minimization\n  . In R. Hartenstein and M. Servit editors Field-Programmable Logic Architectures Synthesis\n   and Applications volume \n  849\n   of \n  Lecture Notes in Computer Science pages \n  66\n  --\n  77\n  . \n  Springer Berlin \/ Heidelberg 1994\n  .   A. Farrahi and M. Sarrafzadeh. Fpga technology mapping for power minimization. In R. Hartenstein and M. Servit editors Field-Programmable Logic Architectures Synthesis and Applications volume 849 of Lecture Notes in Computer Science pages 66--77. Springer Berlin \/ Heidelberg 1994.","DOI":"10.1007\/3-540-58419-6_70"},{"key":"e_1_3_2_1_11_1","volume-title":"Configurable electrical circuit having configurable logic elements and configurable interconnects, sep","author":"Freeman R. H.","year":"1989","unstructured":"R. H. Freeman . Configurable electrical circuit having configurable logic elements and configurable interconnects, sep 1989 . R. H. Freeman. Configurable electrical circuit having configurable logic elements and configurable interconnects, sep 1989."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277225"},{"key":"e_1_3_2_1_13_1","volume-title":"Optimization by simmulated annealing. science, 220(4598):671--680","author":"Kirkpatrick S.","year":"1983","unstructured":"S. Kirkpatrick , M. Vecchi , Optimization by simmulated annealing. science, 220(4598):671--680 , 1983 . S. Kirkpatrick, M. Vecchi, et al. Optimization by simmulated annealing. science, 220(4598):671--680, 1983."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277224"},{"key":"e_1_3_2_1_15_1","first-page":"167","article-title":"Power optimisation of fpga-based designs without rewiring. In Computers and Digital Techniques","volume":"147","author":"Kumthekar B.","year":"2000","unstructured":"B. Kumthekar , L. Benini , E. Macii , and F. Somenzi . Power optimisation of fpga-based designs without rewiring. In Computers and Digital Techniques , IEE Proceedings , volume 147 , pages 167 -- 174 . IET, 2000 . B. Kumthekar, L. Benini, E. Macii, and F. Somenzi. Power optimisation of fpga-based designs without rewiring. In Computers and Digital Techniques, IEE Proceedings, volume 147, pages 167--174. IET, 2000.","journal-title":"IEE Proceedings"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/966137.966139"},{"key":"e_1_3_2_1_17_1","first-page":"123","volume-title":"VLSI, 2001. Proceedings. IEEE Computer Society Workshop on","author":"Li H.","year":"2001","unstructured":"H. Li , W.-K. Mak , and S. Katkoori . Lut-based fpga technology mapping for power minimization with optimal depth . In VLSI, 2001. Proceedings. IEEE Computer Society Workshop on , pages 123 -- 128 , 2001 . H. Li, W.-K. Mak, and S. Katkoori. Lut-based fpga technology mapping for power minimization with optimal depth. In VLSI, 2001. Proceedings. IEEE Computer Society Workshop on, pages 123--128, 2001."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119842"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/OPTIM.2008.4602495"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/832285.835603"},{"key":"e_1_3_2_1_21_1","volume-title":"Sis: A system for sequential circuit synthesis","author":"Sentovich E. M.","year":"1992","unstructured":"E. M. Sentovich , K. J. Singh , L. Lavagno , C. Moon , R. Murgai , A. Saldanha , H. Savoj , P. R. Stephan , R. K. Brayton , and A. Sangiovanni-Vincentelli . Sis: A system for sequential circuit synthesis . 1992 . E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. Sis: A system for sequential circuit synthesis. 1992."},{"issue":"12","key":"e_1_3_2_1_22_1","first-page":"713","article-title":"A symbolic analysis of relay and switching circuits. American Institute of Electrical Engineers","volume":"57","author":"Shannon C.","year":"1937","unstructured":"C. Shannon . A symbolic analysis of relay and switching circuits. American Institute of Electrical Engineers , Transactions of the , 57 ( 12 ): 713 -- 723 , 1937 . C. Shannon. A symbolic analysis of relay and switching circuits. American Institute of Electrical Engineers, Transactions of the, 57(12):713--723, 1937.","journal-title":"Transactions of the"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(98)00326-9"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216945"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"e_1_3_2_1_26_1","first-page":"1536","volume-title":"Circuits and Systems, 1997. ISCAS '97, Proceedings of 1997 IEEE International Symposium on","volume":"3","author":"Wang C.-C.","year":"1997","unstructured":"C.-C. Wang and C.-P. Kwan . Low power technology mapping by hiding high-transition paths in invisible edges for lut-based fpgas . In Circuits and Systems, 1997. ISCAS '97, Proceedings of 1997 IEEE International Symposium on , volume 3 , pages 1536 -- 1539 , 1997 . C.-C. Wang and C.-P. Kwan. Low power technology mapping by hiding high-transition paths in invisible edges for lut-based fpgas. In Circuits and Systems, 1997. ISCAS '97, Proceedings of 1997 IEEE International Symposium on, volume 3, pages 1536--1539, 1997."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370569"},{"key":"e_1_3_2_1_28_1","volume-title":"Eiley-Teubner","author":"Wegener I.","year":"1987","unstructured":"I. Wegener . The complexity of Boolean functions . Eiley-Teubner , 1987 . I. Wegener. The complexity of Boolean functions. Eiley-Teubner, 1987."},{"key":"e_1_3_2_1_29_1","first-page":"559","volume-title":"Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on","author":"Wei X.","year":"2008","unstructured":"X. Wei , J. Chen , Q. Zhou , Y. Cai , J. Bian , and X. Hong . Macromap: A technology mapping algorithm for heterogeneous fpgas with effective area estimation . In Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on , pages 559 -- 562 . IEEE, 2008 . X. Wei, J. Chen, Q. Zhou, Y. Cai, J. Bian, and X. Hong. Macromap: A technology mapping algorithm for heterogeneous fpgas with effective area estimation. In Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, pages 559--562. IEEE, 2008."}],"event":{"name":"GECCO '13: Genetic and Evolutionary Computation Conference","sponsor":["SIGEVO ACM Special Interest Group on Genetic and Evolutionary Computation"],"location":"Amsterdam The Netherlands","acronym":"GECCO '13"},"container-title":["Proceedings of the 15th annual conference companion on Genetic and evolutionary computation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2464576.2482734","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2464576.2482734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:38:59Z","timestamp":1750235939000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2464576.2482734"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,6]]},"references-count":29,"alternative-id":["10.1145\/2464576.2482734","10.1145\/2464576"],"URL":"https:\/\/doi.org\/10.1145\/2464576.2482734","relation":{},"subject":[],"published":{"date-parts":[[2013,7,6]]},"assertion":[{"value":"2013-07-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}