{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T20:41:38Z","timestamp":1765485698342,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,10]],"date-time":"2013-06-10T00:00:00Z","timestamp":1370822400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,10]]},"DOI":"10.1145\/2464996.2465022","type":"proceedings-article","created":{"date-parts":[[2013,5,28]],"date-time":"2013-05-28T16:35:41Z","timestamp":1369758941000},"page":"433-442","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement"],"prefix":"10.1145","author":[{"given":"Ping","family":"Xiang","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Yang","sequence":"additional","affiliation":[{"name":"NEC Laboratories America, Princeton, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Mantor","sequence":"additional","affiliation":[{"name":"AMD Inc., Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norm","family":"Rubin","sequence":"additional","affiliation":[{"name":"AMD Inc., Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lisa R.","family":"Hsu","sequence":"additional","affiliation":[{"name":"AMD Inc., Orlando, FL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huiyang","family":"Zhou","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,6,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"AMD Accelerated Parallel Processing OpenCL Programming Guide 2.1 May 2012 AMD Accelerated Parallel Processing OpenCL Programming Guide 2.1 May 2012","DOI":"10.15373\/22778179\/OCT2013\/46"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_4_1","volume-title":"ISPSS","author":"Chen Z.","year":"2013","unstructured":"Z. Chen , , Characterizing Scalar Opportunities in GPGPU Applications , ISPSS , 2013 Z. Chen, et al., Characterizing Scalar Opportunities in GPGPU Applications, ISPSS, 2013"},{"key":"e_1_3_2_1_5_1","volume-title":"Euro-Par","author":"Collange S.","year":"2009","unstructured":"S. Collange , , Dynamic detection of uniform and affine vectors in GPGPU computations , Euro-Par , 2009 S. Collange, et al., Dynamic detection of uniform and affine vectors in GPGPU computations, Euro-Par, 2009"},{"key":"e_1_3_2_1_6_1","volume-title":"Identifying scalar behavior in CUDA kernels. Technical report hal-00555134","author":"Collange S.","year":"2011","unstructured":"S. Collange . Identifying scalar behavior in CUDA kernels. Technical report hal-00555134 , 2011 . S. Collange. Identifying scalar behavior in CUDA kernels. Technical report hal-00555134, 2011."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.63"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513907"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370888"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"e_1_3_2_1_11_1","volume-title":"Workshop on Language, Compiler, and Architecture Support for GPGPU","author":"Lakshminarayana N. B.","year":"2010","unstructured":"N. B. Lakshminarayana and H. Kim , Effect of Instruction Fetch and Memory Scheduling on GPU Performance , Workshop on Language, Compiler, and Architecture Support for GPGPU , 2010 . N. B. Lakshminarayana and H. Kim, Effect of Instruction Fetch and Memory Scheduling on GPU Performance, Workshop on Language, Compiler, and Architecture Support for GPGPU, 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"e_1_3_2_1_13_1","volume-title":"ISCA","author":"Leng J.","year":"2013","unstructured":"J. Leng , : Enabling Energy Optimizations in GPGPUs , ISCA , 2013 J. Leng, et al., GPUWattch: Enabling Energy Optimizations in GPGPUs, ISCA, 2013"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.41"},{"key":"e_1_3_2_1_16_1","volume-title":"Convergence and Scalarization for Data-Parallel Architectures. CGO","author":"Lee Y.","year":"2013","unstructured":"Y. Lee , Convergence and Scalarization for Data-Parallel Architectures. CGO 2013 . Y. Lee, et al. Convergence and Scalarization for Data-Parallel Architectures. CGO 2013."},{"key":"e_1_3_2_1_17_1","unstructured":"NVIDIA GPU Computing SDK 3.1. NVIDIA GPU Computing SDK 3.1."},{"key":"e_1_3_2_1_18_1","volume-title":"A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors. Graphics Hardware","author":"Sheaffer J.","year":"2007","unstructured":"J. Sheaffer , A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors. Graphics Hardware 2007 . J. Sheaffer, et al. A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors. Graphics Hardware 2007."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264200"}],"event":{"name":"ICS'13: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Eugene Oregon USA","acronym":"ICS'13"},"container-title":["Proceedings of the 27th international ACM conference on International conference on supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2464996.2465022","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2464996.2465022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:00Z","timestamp":1750235940000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2464996.2465022"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,10]]},"references-count":19,"alternative-id":["10.1145\/2464996.2465022","10.1145\/2464996"],"URL":"https:\/\/doi.org\/10.1145\/2464996.2465022","relation":{},"subject":[],"published":{"date-parts":[[2013,6,10]]},"assertion":[{"value":"2013-06-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}