{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:43Z","timestamp":1763468143270,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"2s","license":[{"start":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T00:00:00Z","timestamp":1367366400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0855237, CNS-1217470"],"award-info":[{"award-number":["CNS-0855237, CNS-1217470"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,5]]},"abstract":"<jats:p>Capturing program and data traces during program execution unobtrusively on-the-fly is crucial in debugging and testing of cyber-physical systems. However, tracing a complete program unobtrusively is often cost-prohibitive, requiring large on-chip trace buffers and wide trace ports. This article describes a new hardware-based load data value filtering technique called Cache First-access Tracking. Coupled with an effective variable encoding scheme, this technique achieves a significant reduction of load data value traces, from 5.86 to 56.39 times depending on the data cache size, thus enabling cost-effective, unobtrusive on-the-fly tracing and debugging.<\/jats:p>","DOI":"10.1145\/2465787.2465799","type":"journal-article","created":{"date-parts":[[2013,6,5]],"date-time":"2013-06-05T12:09:34Z","timestamp":1370434174000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Hardware-Based Load Value Trace Filtering for On-the-Fly Debugging"],"prefix":"10.1145","volume":"12","author":[{"given":"Vladimir","family":"Uzelac","sequence":"first","affiliation":[{"name":"Tensilica Inc."}]},{"given":"Aleksandar","family":"Milenkovi\u0107","sequence":"additional","affiliation":[{"name":"The University of Alabama in Huntsville"}]}],"member":"320","published-online":{"date-parts":[[2013,5]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"e_1_2_1_2_1","unstructured":"ARM. 2004. CoreSight On-chip Debug and Trace Technology. http:\/\/www.arm.com\/products\/solutions\/CoreSight.html.  ARM. 2004. CoreSight On-chip Debug and Trace Technology. http:\/\/www.arm.com\/products\/solutions\/CoreSight.html."},{"key":"e_1_2_1_3_1","unstructured":"ARM. 2005. Architecture and Implementation of the ARM\u00aeCortexTM-A8 Microprocessor. http:\/\/www.arm.com\/pdfs\/TigerWhitepaperFinal.pdf.  ARM. 2005. Architecture and Implementation of the ARM\u00aeCortexTM-A8 Microprocessor. http:\/\/www.arm.com\/pdfs\/TigerWhitepaperFinal.pdf."},{"key":"e_1_2_1_4_1","unstructured":"ARM. 2007. Embedded Trace Macrocell Architecture Specification. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ihi0014o\/IHI0014O_etm_v3_4_architecture_spec.pdf.  ARM. 2007. Embedded Trace Macrocell Architecture Specification. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ihi0014o\/IHI0014O_etm_v3_4_architecture_spec.pdf."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2023198"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_8_1","unstructured":"IEEE. 2001. IEEE Std 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture -Description. http:\/\/standards.ieee.org\/reading\/ieee\/std_public\/description\/testtech\/1149.1-1990_desc.html.  IEEE. 2001. IEEE Std 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture -Description. http:\/\/standards.ieee.org\/reading\/ieee\/std_public\/description\/testtech\/1149.1-1990_desc.html."},{"key":"e_1_2_1_9_1","unstructured":"IEEE-ISTO. 2003. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. http:\/\/www.nexus5001.org\/standard.  IEEE-ISTO. 2003. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. http:\/\/www.nexus5001.org\/standard."},{"key":"e_1_2_1_10_1","unstructured":"Intel. 2004. Intel XScale\u00aeCore Developer\u2019s Manual. http:\/\/download.intel.com\/design\/intelxscale\/27347302.pdf.  Intel. 2004. Intel XScale\u00aeCore Developer\u2019s Manual. http:\/\/download.intel.com\/design\/intelxscale\/27347302.pdf."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887613"},{"key":"e_1_2_1_12_1","first-page":"32","article-title":"An awakening thought: Don\u2019t let the bug bite while you are embedded","volume":"12","author":"McDonald-Maier K. D.","year":"2004","journal-title":"Embed. Syst. Eng."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.865891"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.146"},{"key":"e_1_2_1_15_1","unstructured":"MIPS. 2009. MIPS PDtrace Specification. http:\/\/www.mips.com\/products\/product-materials\/processor\/mips-architecture\/.  MIPS. 2009. MIPS PDtrace Specification. http:\/\/www.mips.com\/products\/product-materials\/processor\/mips-architecture\/."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069994"},{"key":"e_1_2_1_17_1","unstructured":"Orme W. 2008. Debug and trace for multicore SoCs. http:\/\/www.arm.com\/files\/pdf\/CoresightWhitepaper.pdf.  Orme W. 2008. Debug and trace for multicore SoCs. http:\/\/www.arm.com\/files\/pdf\/CoresightWhitepaper.pdf."},{"key":"e_1_2_1_18_1","unstructured":"Tassey G. 2002. The economic impacts of inadequate infrastructure for software testing. http:\/\/www.rti.org\/pubs\/software_testing.pdf.  Tassey G. 2002. The economic impacts of inadequate infrastructure for software testing. http:\/\/www.rti.org\/pubs\/software_testing.pdf."},{"key":"e_1_2_1_19_1","unstructured":"Tensilica. 2009. Non-intrusive Real-Time Trace Debug. http:\/\/www.tensilica.com\/products\/hw-sw-dev-tools\/for-software-developers\/real-time-trace-3.htm.  Tensilica. 2009. Non-intrusive Real-Time Trace Debug. http:\/\/www.tensilica.com\/products\/hw-sw-dev-tools\/for-software-developers\/real-time-trace-3.htm."},{"key":"e_1_2_1_20_1","unstructured":"Thoziyoor S. Muralimanohar N. Ahn J. H. and Jouppi N. P. 2008. CACTI 5.1. http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.pdf?q=cacti.  Thoziyoor S. Muralimanohar N. Ahn J. H. and Jouppi N. P. 2008. CACTI 5.1 . http:\/\/www.hpl.hp.com\/techreports\/2008\/HPL-2008-20.pdf?q=cacti."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630102"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878940"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878938"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2465787.2465799","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2465787.2465799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:16Z","timestamp":1750235956000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2465787.2465799"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":23,"journal-issue":{"issue":"2s","published-print":{"date-parts":[[2013,5]]}},"alternative-id":["10.1145\/2465787.2465799"],"URL":"https:\/\/doi.org\/10.1145\/2465787.2465799","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,5]]},"assertion":[{"value":"2010-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}