{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:58:44Z","timestamp":1766066324340,"version":"3.41.0"},"reference-count":169,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0953447"],"award-info":[{"award-number":["CNS-0953447"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Comput. Surv."],"published-print":{"date-parts":[[2013,6]]},"abstract":"<jats:p>Low power and\/or energy consumption is a requirement not only in embedded systems that run on batteries or have limited cooling capabilities, but also in desktop and mainframes where chips require costly cooling techniques. Since the cache subsystem is typically the most power\/energy-consuming subsystem, caches are good candidates for power\/energy optimizations, and therefore, cache tuning techniques are widely researched. This survey focuses on state-of-the-art offline static and online dynamic cache tuning techniques and summarizes the techniques' attributes, major challenges, and potential research trends to inspire novel ideas and future research avenues.<\/jats:p>","DOI":"10.1145\/2480741.2480749","type":"journal-article","created":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T12:27:28Z","timestamp":1372681648000},"page":"1-49","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":34,"title":["A survey on cache tuning from a power\/energy perspective"],"prefix":"10.1145","volume":"45","author":[{"given":"Wei","family":"Zang","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ann","family":"Gordon-Ross","sequence":"additional","affiliation":[{"name":"university of florida, Gainesville, FL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,7,3]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258924"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"Proceedings of Symposium on High Performance Computer Architecture (HPCA). IEEE","author":"Awasthi M.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"e_1_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Balasubramonian R. Jouppi N. P. and Muralimanohar N. 2011. Multi-core cache hierarchies. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.   Balasubramonian R. Jouppi N. P. and Muralimanohar N. 2011. Multi-core cache hierarchies. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.","DOI":"10.1007\/978-3-031-01734-6"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"volume-title":"Proceedings of the Symposium on High Performance Chips (HOT CHIPS).","year":"2004","author":"Bedichek R.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","unstructured":"Bellard F. 2005. QEMU a fast and portable dynamic translator USENIX' 05 Technical Program.   Bellard F. 2005. QEMU a fast and portable dynamic translator USENIX' 05 Technical Program."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128070"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153925.1154587"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2007.4337663"},{"key":"e_1_2_1_15_1","unstructured":"Brehob M. and Enbody R. J. 1996. An analytical model of locality and caching. Tech. rep. Michigan State University East Lansing MI.  Brehob M. and Enbody R. J. 1996. An analytical model of locality and caching. Tech. rep. Michigan State University East Lansing MI."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378859"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871538"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.73"},{"volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE","author":"Chen X. E.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1577129.1577134"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/643114.643116"},{"key":"e_1_2_1_27_1","unstructured":"Chiou D. Chiouy D. Rudolph L. Devadas S. and Ang B. S. 2000. Dynamic cache partitioning via columnization. Computation Structures Group Memo 430. Massachusetts Institute of Technology.  Chiou D. Chiouy D. Rudolph L. Devadas S. and Ang B. S. 2000. Dynamic cache partitioning via columnization. Computation Structures Group Memo 430. Massachusetts Institute of Technology."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.689650"},{"volume-title":"Proceedings of the 30th Anual ACM\/IEEE International Symposium on Microarchitecture. IEEE","author":"Dean J.","key":"e_1_2_1_31_1"},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. IEEE","author":"Dhodapkar A. S.","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of the International Symposium on Microarchitecture. IEEE","author":"Dhodapkar A. S.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1570256.1570271"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_2_1_36_1","unstructured":"Ding C. and Chilimbi T. 2009. A composable model for analyzing locality of multi-threaded programs. Tech. rep. MSR-TR-2009-107 Microsoft.  Ding C. and Chilimbi T. 2009. A composable model for analyzing locality of multi-threaded programs. Tech. rep. MSR-TR-2009-107 Microsoft."},{"volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. IEEE","author":"Dropsho S.","key":"e_1_2_1_37_1"},{"volume-title":"Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'35)","author":"Dropsho S.","key":"e_1_2_1_38_1"},{"volume-title":"Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques. IEEE","author":"Duesterwald E.","key":"e_1_2_1_39_1"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"e_1_2_1_41_1","unstructured":"Edler J. and Hill M. D. 1998. Dinero IV trace-driven uniprocessor cache simulator. http:\/\/www.cs.wisc.edu\/&sim;markhill\/DineroIV.  Edler J. and Hill M. D. 1998. Dinero IV trace-driven uniprocessor cache simulator. http:\/\/www.cs.wisc.edu\/&sim;markhill\/DineroIV."},{"key":"e_1_2_1_42_1","first-page":"119","article-title":"Internal organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC microprocessor","volume":"7","author":"Edmondon J.","year":"1995","journal-title":"Digi. Tech. J. Special 10th Anniversary Issue"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"e_1_2_1_44_1","doi-asserted-by":"crossref","unstructured":"Eeckhout L. 2010. Computer architecture performance evaluation methods. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.   Eeckhout L. 2010. Computer architecture performance evaluation methods. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.","DOI":"10.1007\/978-3-031-01727-8"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944885"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510735"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065895.1065906"},{"volume-title":"Proceedings of the 29th Annual International Symposium on Computer Architecture. ACM","author":"Flautner K.","key":"e_1_2_1_48_1"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183415"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/325478.325479"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027086"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1062247.1062248"},{"key":"e_1_2_1_53_1","unstructured":"Goldschmidt S. and Hennessey J. 1992. The accuracy of trace-driven simulations of multiprocessors. Tech rep. CSL-TR-92-546 Stanford University.   Goldschmidt S. and Hennessey J. 1992. The accuracy of trace-driven simulations of multiprocessors. Tech rep. CSL-TR-92-546 Stanford University."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. IEEE","author":"Gordon-Ross A.","key":"e_1_2_1_54_1"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278537"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium","author":"Gordon-Ross A.","key":"e_1_2_1_56_1"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366200"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002459"},{"key":"e_1_2_1_59_1","first-page":"1","article-title":"SimPoint 3.0: Faster and more flexible program analysis","volume":"7","author":"Hamerly G.","year":"2005","journal-title":"J. Instruct.-Level Parall."},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812370"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.805152"},{"volume-title":"Proceedings of the 22nd Conference on Winter Simulation. IEEE","author":"Heidelberger P.","key":"e_1_2_1_63_1"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"e_1_2_1_65_1","unstructured":"Hind M. Rjan V. and Sweeney P. 2003. Phase shift detection: A problem classification. Tech. rep. IBM.  Hind M. Rjan V. and Sweeney P. 2003. Phase shift detection: A problem classification. Tech. rep. IBM."},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871606"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450158"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"e_1_2_1_73_1","first-page":"314","article-title":"Trends in high-performance, low-power cache memory architectures","volume":"85","author":"Inoue K.","year":"2001","journal-title":"IEICE Trans. Electronics"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.2003.1240655"},{"key":"e_1_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"volume-title":"Proceedings of the 4th Annual Workshop on Modeling Benchmarking and Simulation.","year":"2008","author":"Jaleel A.","key":"e_1_2_1_76_1"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118482"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. EDA Consortium","author":"Janapsatya A.","key":"e_1_2_1_79_1"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. 70--79","author":"Joshi A.","key":"e_1_2_1_80_1"},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_2_1_82_1","doi-asserted-by":"crossref","unstructured":"Kaxiras S. and Martonosi M. 2008. Computer architecture techniques for power-efficiency. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.   Kaxiras S. and Martonosi M. 2008. Computer architecture techniques for power-efficiency. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers San Rafael CA.","DOI":"10.1007\/978-3-031-01721-6"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"volume-title":"Proceedings of the Workshop on Modeling, Benchmarking and Simulation held in conjunction with ISCA-32","author":"Kihm J. L.","key":"e_1_2_1_84_1"},{"volume-title":"Proceedings of the 33rd Annual ACM\/IEEE International Symposium on Microarchitecture (MICRO-35)","author":"Kim N. S.","key":"e_1_2_1_85_1"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.8699"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. IEEE","author":"Lau J.","key":"e_1_2_1_89_1"},{"key":"e_1_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.39"},{"key":"e_1_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.32"},{"key":"e_1_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.318580"},{"key":"e_1_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360132"},{"volume-title":"Proceedings of the International Symposium Performance Analysis of Systems and Software (ISPASS), IEEE","author":"Lee K.","key":"e_1_2_1_94_1"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.v40:3"},{"key":"e_1_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2011.16"},{"volume-title":"Proceedings of Symposium on High Performance Computer Architecture (HPCA). IEEE","author":"Lee H.","key":"e_1_2_1_97_1"},{"volume-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques. IEEE","author":"Li L.","key":"e_1_2_1_98_1"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe, IEEE","author":"Li Y.","key":"e_1_2_1_99_1"},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654074"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10017"},{"key":"e_1_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089009"},{"volume-title":"Proceedings of the Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjunction with ISCA.","author":"Mihocka D.","key":"e_1_2_1_108_1"},{"volume-title":"Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA). IEEE","author":"Miller J. E.","key":"e_1_2_1_109_1"},{"key":"e_1_2_1_110_1","unstructured":"Mips R4000. Microprocessor user's manual http:\/\/groups.csail.mit.edu\/cag\/raw\/documents\/R4400_Uman_book_Ed2.pdf.1994.  Mips R4000. Microprocessor user's manual http:\/\/groups.csail.mit.edu\/cag\/raw\/documents\/R4400_Uman_book_Ed2.pdf.1994."},{"key":"e_1_2_1_111_1","unstructured":"Mips32. 4ktm Processor core family software user's manual http:\/\/d3s.mff.cuni.cz\/&sim;ceres\/sch\/osy\/download\/MIPS32-4K-Manual.pdf.2001.  Mips32. 4ktm Processor core family software user's manual http:\/\/d3s.mff.cuni.cz\/&sim;ceres\/sch\/osy\/download\/MIPS32-4K-Manual.pdf.2001."},{"key":"e_1_2_1_112_1","first-page":"49","article-title":"A 160-MHz, 32-b 0.5-W CMOS RISC microprocessor","volume":"9","author":"Montanaro J.","year":"1997","journal-title":"Dig. Tech. J."},{"key":"e_1_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176301"},{"volume-title":"SESC: SuperESCalar Simulator","year":"2004","author":"Ortego P. M.","key":"e_1_2_1_114_1"},{"volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium, IEEE","author":"Perelman E.","key":"e_1_2_1_115_1"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920821"},{"key":"e_1_2_1_118_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_2_1_119_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_2_1_120_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798236"},{"volume-title":"Proceedings of the 18th IEEE Real-Time Systems Symposium. IEEE","author":"Rajkumar R.","key":"e_1_2_1_121_1"},{"volume-title":"Proceedings of the 25th International Conference on Computer Design. IEEE","author":"Ramaswamy S.","key":"e_1_2_1_122_1"},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"e_1_2_1_124_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081429"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE","author":"Rawlins M.","key":"e_1_2_1_125_1"},{"key":"e_1_2_1_126_1","unstructured":"Renau J. Fraguela B. Tuck J. Liu W. Prvulovic M. Ceze L. Strauss K. Sarangi S. Sack P. and Montesinos P. 2005. SESC Simulator. http:\/\/sesc.sourceforge.net.  Renau J. Fraguela B. Tuck J. Liu W. Prvulovic M. Ceze L. Strauss K. Sarangi S. Sack P. and Montesinos P. 2005. SESC Simulator. http:\/\/sesc.sourceforge.net."},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.5555\/2015039.2015523"},{"key":"e_1_2_1_128_1","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"volume-title":"Proceedings of the 42nd IEEE International Computer Conference. IEEE","author":"Sanchez H.","key":"e_1_2_1_129_1"},{"volume-title":"Proceedings of the International Solid State Circuit Conference.","year":"2001","author":"Segars S.","key":"e_1_2_1_130_1"},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024414"},{"key":"e_1_2_1_132_1","doi-asserted-by":"publisher","DOI":"10.1007\/11532378_5"},{"volume-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques., IEEE","author":"Sherwood T.","key":"e_1_2_1_133_1"},{"key":"e_1_2_1_134_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859657"},{"key":"e_1_2_1_135_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_2_1_136_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.31"},{"key":"e_1_2_1_137_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012227328646"},{"key":"e_1_2_1_138_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346299"},{"volume-title":"Proceedings of the 17th International Symposium on High Performance Computer Architecture (HPCA). IEEE","author":"Srikantaiah S.","key":"e_1_2_1_139_1"},{"key":"e_1_2_1_140_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178260"},{"key":"e_1_2_1_141_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_2_1_142_1","unstructured":"Sugumar R. and Abraham S. 1991. Efficient simulation of multiple cache configurations using binomial trees. Tech. rep. CSE-TR-111-91.  Sugumar R. and Abraham S. 1991. Efficient simulation of multiple cache configurations using binomial trees. Tech. rep. CSE-TR-111-91."},{"key":"e_1_2_1_143_1","unstructured":"Sugumar R. A. 1993. Multi-reconfiguration simulation algorithms for the evaluation of computer architecture designs. Ph.D. Thesis University of Michigan Ann Arbor MI.   Sugumar R. A. 1993. Multi-reconfiguration simulation algorithms for the evaluation of computer architecture designs. Ph.D. Thesis University of Michigan Ann Arbor MI."},{"key":"e_1_2_1_144_1","unstructured":"Tarjan D. Thoziyoor S. and Jouppi N. P. 2006. CACTI 4.0 Hewlett-Packard Laboratories Technical Report # HPL-2006-86.  Tarjan D. Thoziyoor S. and Jouppi N. P. 2006. CACTI 4.0 Hewlett-Packard Laboratories Technical Report # HPL-2006-86."},{"key":"e_1_2_1_145_1","doi-asserted-by":"publisher","DOI":"10.1145\/58564.59296"},{"key":"e_1_2_1_146_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077690"},{"key":"e_1_2_1_147_1","doi-asserted-by":"publisher","DOI":"10.1145\/254180.254184"},{"key":"e_1_2_1_148_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.38"},{"key":"e_1_2_1_149_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"e_1_2_1_150_1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"},{"key":"e_1_2_1_151_1","doi-asserted-by":"publisher","DOI":"10.1145\/973097.973099"},{"key":"e_1_2_1_152_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147085"},{"key":"e_1_2_1_153_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366129"},{"key":"e_1_2_1_154_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.75"},{"key":"e_1_2_1_155_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03644-6_14"},{"key":"e_1_2_1_156_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"e_1_2_1_157_1","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"e_1_2_1_158_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_159_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941567"},{"key":"e_1_2_1_160_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555778"},{"volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS). IEEE","author":"Xu C.","key":"e_1_2_1_161_1"},{"key":"e_1_2_1_162_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"e_1_2_1_163_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"volume-title":"Proceedings of the 16th Asia and South Pacific Design Automation Conference. IEEE","author":"Zang W.","key":"e_1_2_1_164_1"},{"volume-title":"Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-35)","author":"Zhang W.","key":"e_1_2_1_165_1"},{"key":"e_1_2_1_166_1","unstructured":"Zhang Y. Parikh D. Sankaranarayanan K. Skadron K. and Stan M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep. CS-2003-05 Department of Computer Science University of Virginia Charlottesville VA.  Zhang Y. Parikh D. Sankaranarayanan K. Skadron K. and Stan M. 2003. HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep. CS-2003-05 Department of Computer Science University of Virginia Charlottesville VA."},{"key":"e_1_2_1_167_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"e_1_2_1_168_1","doi-asserted-by":"publisher","DOI":"10.1145\/860176.860181"},{"volume-title":"Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques. IEEE","author":"Zhong Y.","key":"e_1_2_1_169_1"}],"container-title":["ACM Computing Surveys"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2480741.2480749","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2480741.2480749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:14Z","timestamp":1750235954000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2480741.2480749"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":169,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["10.1145\/2480741.2480749"],"URL":"https:\/\/doi.org\/10.1145\/2480741.2480749","relation":{},"ISSN":["0360-0300","1557-7341"],"issn-type":[{"type":"print","value":"0360-0300"},{"type":"electronic","value":"1557-7341"}],"subject":[],"published":{"date-parts":[[2013,6]]},"assertion":[{"value":"2011-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}