{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:58Z","timestamp":1750308718195,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,14]],"date-time":"2013-05-14T00:00:00Z","timestamp":1368489600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,14]]},"DOI":"10.1145\/2482767.2482773","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T12:30:41Z","timestamp":1367584241000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Fault tolerance for multi-threaded applications by leveraging hardware transactional memory"],"prefix":"10.1145","author":[{"given":"Gulay","family":"Yalcin","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Spain and Universitat Politecnica de Catalunya, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman Sabri","family":"Unsal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,14]]},"reference":[{"volume-title":"Compaq Computer Corparation","year":"1999","key":"e_1_3_2_1_1_1","unstructured":"Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corparation , 1999 . Alpha 21264 Microprocessor Hardware Reference Manual. Compaq Computer Corparation, 1999."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000083"},{"issue":"5","key":"e_1_3_2_1_3_1","first-page":"9","article-title":"An Approach to Crosstalk Effect Analysis and Avoidance Techniques","volume":"6","author":"Anglada R.","year":"1988","unstructured":"R. Anglada and A. Rubio . An Approach to Crosstalk Effect Analysis and Avoidance Techniques in Digital CMOS VLSI Circuits. International Journal of Electronics , 6 ( 5 ): 9 -- 17 , 1988 . R. Anglada and A. Rubio. An Approach to Crosstalk Effect Analysis and Avoidance Techniques in Digital CMOS VLSI Circuits. International Journal of Electronics, 6(5):9--17, 1988.","journal-title":"Digital CMOS VLSI Circuits. International Journal of Electronics"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_6_1","volume-title":"STAMP: Stanford Transactional Applications for Multi-Processing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization","author":"Cao Minh C.","year":"2008","unstructured":"C. Cao Minh , J. Chung , C. Kozyrakis , and K. Olukotun . STAMP: Stanford Transactional Applications for Multi-Processing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization , September 2008 . C. Cao Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford Transactional Applications for Multi-Processing. In IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization, September 2008."},{"key":"e_1_3_2_1_7_1","unstructured":"D. Chen P. W. Coteus N. A. Eisley A. Gara P. Heidleberger R. M. Senger V. Salapura B. Steinmacher-burow Y. Sugawara and T. E. Takken. Embedding Global Barrier and Collective in a Torus Network United States Patent Application 12\/723277.  D. Chen P. W. Coteus N. A. Eisley A. Gara P. Heidleberger R. M. Senger V. Salapura B. Steinmacher-burow Y. Sugawara and T. E. Takken. Embedding Global Barrier and Collective in a Torus Network United States Patent Application 12\/723277."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"e_1_3_2_1_9_1","volume-title":"January","author":"Click C.","year":"2009","unstructured":"C. Click . Azul's Experiences with Hardware Transactional Memory , January 2009 . C. Click. Azul's Experiences with Hardware Transactional Memory, January 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542298"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995906"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICYCS.2008.271"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1958746.1958795"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545227"},{"key":"e_1_3_2_1_16_1","first-page":"111","volume-title":"Proceedings of the International Symposium on Computer Architecture","author":"Zhang Z.","year":"2002","unstructured":"Prvulovic, Z. Zhang , and J. Torrellas . ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors . In Proceedings of the International Symposium on Computer Architecture , pages 111 -- 122 , 2002 . Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In Proceedings of the International Symposium on Computer Architecture, pages 111--122, 2002."},{"key":"e_1_3_2_1_17_1","volume-title":"February","author":"Reinders J.","year":"2012","unstructured":"J. Reinders . Transactional Synchronization in Haswell , February 2012 . J. Reinders. Transactional Synchronization in Haswell, February 2012."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339652"},{"key":"e_1_3_2_1_19_1","first-page":"84","volume-title":"Proceedings of the International Symposium on Fault-Tolerant Computing","author":"Rotenberg E.","year":"1999","unstructured":"E. Rotenberg . AR-SMT : A microarchitectural approach to fault tolerance in microprocessors . In Proceedings of the International Symposium on Fault-Tolerant Computing , page 84 , 1999 . E. Rotenberg. AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In Proceedings of the International Symposium on Fault-Tolerant Computing, page 84, 1999."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2009.84"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545229"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545226"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_28_1","volume-title":"Proceedings of the Workshop on System Effects of Logic Soft Errors","author":"Wood A.","year":"2006","unstructured":"A. Wood , R. Jardine , and W. Bartlett . Data Integrity in HP NonStop Servers . In Proceedings of the Workshop on System Effects of Logic Soft Errors , 2006 . A. Wood, R. Jardine, and W. Bartlett. Data Integrity in HP NonStop Servers. In Proceedings of the Workshop on System Effects of Logic Soft Errors, 2006."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.058"},{"key":"e_1_3_2_1_30_1","volume-title":"FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In Workshop on Parallel Execution of Sequential Programs on Multi-Core Architecture PESPMA","author":"Yalcin G.","year":"2010","unstructured":"G. Yalcin , O. Unsal , A. Cristal , I. Hur , and M. Valero . FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In Workshop on Parallel Execution of Sequential Programs on Multi-Core Architecture PESPMA , 2010 . G. Yalcin, O. Unsal, A. Cristal, I. Hur, and M. Valero. FaulTM: Fault-Tolerance Using Hardware Transactional Memory. In Workshop on Parallel Execution of Sequential Programs on Multi-Core Architecture PESPMA, 2010."}],"event":{"name":"CF'13: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF'13"},"container-title":["Proceedings of the ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2482767.2482773","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2482767.2482773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:14:28Z","timestamp":1750277668000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2482767.2482773"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,14]]},"references-count":30,"alternative-id":["10.1145\/2482767.2482773","10.1145\/2482767"],"URL":"https:\/\/doi.org\/10.1145\/2482767.2482773","relation":{},"subject":[],"published":{"date-parts":[[2013,5,14]]},"assertion":[{"value":"2013-05-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}