{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:51:57Z","timestamp":1750308717833,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,14]],"date-time":"2013-05-14T00:00:00Z","timestamp":1368489600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2010-18368"],"award-info":[{"award-number":["TIN2010-18368"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002809","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2009SGR1250"],"award-info":[{"award-number":["2009SGR1250"]}],"id":[{"id":"10.13039\/501100002809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,14]]},"DOI":"10.1145\/2482767.2482786","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T12:30:41Z","timestamp":1367584241000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Performance analysis and predictability of the software layer in dynamic binary translators\/optimizers"],"prefix":"10.1145","author":[{"given":"Aleksandar","family":"Brankovi\u0107","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Spain"}]},{"given":"Kyriakos","family":"Stavrou","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain"}]},{"given":"Enric","family":"Gibert","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2013,5,14]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"MediaBench II Benchmark (http:\/\/euler.slu.edu\/fritts\/mediabench\/).  MediaBench II Benchmark (http:\/\/euler.slu.edu\/fritts\/mediabench\/)."},{"key":"e_1_3_2_1_2_1","unstructured":"Quick EMUlation tool (http:\/\/www.qemu.org\/).  Quick EMUlation tool (http:\/\/www.qemu.org\/)."},{"key":"e_1_3_2_1_3_1","unstructured":"Rosetta (http:\/\/www.apple.com\/asia\/rosetta\/).  Rosetta (http:\/\/www.apple.com\/asia\/rosetta\/)."},{"volume-title":"Performance Evaluation Corporation. SPEC CPU2006 Benchmarks. (http:\/\/www.spec.org\/cpu2006\/).","key":"e_1_3_2_1_4_1","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2006 Benchmarks. (http:\/\/www.spec.org\/cpu2006\/). Standard Performance Evaluation Corporation. SPEC CPU2006 Benchmarks. (http:\/\/www.spec.org\/cpu2006\/)."},{"key":"e_1_3_2_1_5_1","volume-title":"Principles of Compiler Design","author":"Aho A.","year":"1977","unstructured":"A. Aho and J. Ullman . Principles of Compiler Design . Addison-Wesley , 1977 . A. Aho and J. Ullman. Principles of Compiler Design. Addison-Wesley, 1977."},{"key":"e_1_3_2_1_6_1","volume-title":"IBM Research Report RC","author":"Altman E.","year":"2000","unstructured":"E. Altman : The Architecture of a Binary Translation Processor . IBM Research Report RC , 2000 . E. Altman et al. BOA: The Architecture of a Binary Translation Processor. IBM Research Report RC, 2000."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.34"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378704.1378723"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306785"},{"key":"e_1_3_2_1_11_1","volume-title":"Classification and Regression Trees","author":"Breiman L.","year":"1984","unstructured":"L. Breiman , J. H. Freidman , R. O. Olshen , and C. J. Stone . Classification and Regression Trees . Kluwer Publishers , 1984 . L. Breiman, J. H. Freidman, R. O. Olshen, and C. J. Stone. Classification and Regression Trees. Kluwer Publishers, 1984."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776290"},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the USENIX Windows NT Workshop","author":"Chernoff A.","year":"1997","unstructured":"A. Chernoff and R. Hookway . DIGITAL FX!32 running 32-bit applications on alpha NT . In Proceedings of the USENIX Windows NT Workshop , 1997 . A. Chernoff and R. Hookway. DIGITAL FX!32 running 32-bit applications on alpha NT. In Proceedings of the USENIX Windows NT Workshop, 1997."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169029"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264126"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1449955.1449794"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878923"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.10"},{"key":"e_1_3_2_1_20_1","volume-title":"January","author":"Klaiber A.","year":"2000","unstructured":"A. Klaiber . The Technology Behind the Crusoe Processors. White paper , January 2000 . A. Klaiber. The Technology Behind the Crusoe Processors. White paper, January 2000."},{"key":"e_1_3_2_1_21_1","volume-title":"Micro-processor Report","author":"Krewell K.","year":"2003","unstructured":"K. Krewell . Transmeta Gets More Efficeon . Micro-processor Report , 2003 . K. Krewell. Transmeta Gets More Efficeon. Micro-processor Report, 2003."},{"key":"e_1_3_2_1_22_1","volume-title":"Java Virtual Machine Specification","author":"Lindholm T.","year":"1999","unstructured":"T. Lindholm and F. Yellin . Java Virtual Machine Specification . Addison-Wesley , 1999 . T. Lindholm and F. Yellin. Java Virtual Machine Specification. Addison-Wesley, 1999."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_24_1","volume-title":"Morgan Kaufmann","author":"Muchnick S.","year":"1997","unstructured":"S. Muchnick . Advanced Compiler Design and Implementation . Morgan Kaufmann , 1997 . S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann, 1997."},{"key":"e_1_3_2_1_25_1","volume-title":"White Paper","author":"IBM Microelectronics Division Research Triangle Park NC.","year":"1999","unstructured":"IBM Microelectronics Division Research Triangle Park NC. The PowerPC 440 Core . White Paper , 1999 . IBM Microelectronics Division Research Triangle Park NC. The PowerPC 440 Core. White Paper, 1999."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 4th Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjuction with ISCA-38 (AMAS-BT)","author":"Pavlou D.","year":"2011","unstructured":"D. Pavlou , A. Brankovic , R. Kumar , M. Gregori , K. Stavrou , E. Gibert , and A. Gonzalez . DARCO: Infrastructure for Research on HW\/SW co-designed Virtual Machines . In Proceedings of the 4th Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjuction with ISCA-38 (AMAS-BT) , 2011 . D. Pavlou, A. Brankovic, R. Kumar, M. Gregori, K. Stavrou, E. Gibert, and A. Gonzalez. DARCO: Infrastructure for Research on HW\/SW co-designed Virtual Machines. In Proceedings of the 4th Workshop on Architectural and Microarchitectural Support for Binary Translation, held in conjuction with ISCA-38 (AMAS-BT), 2011."},{"key":"e_1_3_2_1_28_1","volume-title":"Quantitative Characterization of the Software Layer of a HW\/SW Co-Designed Processor. Technical report","author":"Pavlou D.","year":"2012","unstructured":"D. Pavlou , A. Brankovic , R. Kumar , K. Stavrou , E. Gibert , and A. Gonzalez . Quantitative Characterization of the Software Layer of a HW\/SW Co-Designed Processor. Technical report , 2012 . D. Pavlou, A. Brankovic, R. Kumar, K. Stavrou, E. Gibert, and A. Gonzalez. Quantitative Characterization of the Software Layer of a HW\/SW Co-Designed Processor. Technical report, 2012."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2151024.2151046"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776265"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241602"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the conference on Virtual Machine Research And Technology Symposium -","volume":"3","author":"Sweeney P. F.","year":"2004","unstructured":"P. F. Sweeney Using hardware performance monitors to understand the behavior of Java applications . In Proceedings of the conference on Virtual Machine Research And Technology Symposium - Volume 3 , 2004 . P. F. Sweeney et al. Using hardware performance monitors to understand the behavior of Java applications. In Proceedings of the conference on Virtual Machine Research And Technology Symposium - Volume 3, 2004."},{"key":"e_1_3_2_1_33_1","volume-title":"Proceedings of the Workshop on Binary Instrumentation and Application","author":"Uh G. R.","year":"2006","unstructured":"G. R. Uh , R. Cohn , B. Yadavalli , R. Peri , and R. Ayyagari . Analyzing Dynamic Binary Instrumentation Overhead . In Proceedings of the Workshop on Binary Instrumentation and Application , 2006 . G. R. Uh, R. Cohn, B. Yadavalli, R. Peri, and R. Ayyagari. Analyzing Dynamic Binary Instrumentation Overhead. In Proceedings of the Workshop on Binary Instrumentation and Application, 2006."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250691"}],"event":{"name":"CF'13: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF'13"},"container-title":["Proceedings of the ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2482767.2482786","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2482767.2482786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T20:14:28Z","timestamp":1750277668000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2482767.2482786"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,14]]},"references-count":33,"alternative-id":["10.1145\/2482767.2482786","10.1145\/2482767"],"URL":"https:\/\/doi.org\/10.1145\/2482767.2482786","relation":{},"subject":[],"published":{"date-parts":[[2013,5,14]]},"assertion":[{"value":"2013-05-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}