{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:35Z","timestamp":1750306955604,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483052","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"19-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["High-endurance hybrid cache design in CMP architecture with cache partitioning and access-aware policy"],"prefix":"10.1145","author":[{"given":"Shun-Ming","family":"Syu","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan Roc"}]},{"given":"Yu-Hui","family":"Shao","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan Roc"}]},{"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Tainan, Taiwan Roc"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/MM.2006.82"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"crossref","unstructured":"Y.-T. Chen J. Cong H. Huang B. Liu M. Potkonjak and G. Reinman \"Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design \" in Proc. of DATE pp. 45--50 2012. Y.-T. Chen J. Cong H. Huang B. Liu M. Potkonjak and G. Reinman \"Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design \" in Proc. of DATE pp. 45--50 2012.","key":"e_1_3_2_1_3_1","DOI":"10.1109\/DATE.2012.6176431"},{"key":"e_1_3_2_1_4_1","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","volume":"31","author":"Dong X.","year":"2012","journal-title":"TCAD"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/TPDS.2007.1091"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/RTCSA.2012.23"},{"key":"e_1_3_2_1_7_1","first-page":"79","volume-title":"Proc. of ISLPED","author":"Jadidi A.","year":"2011"},{"key":"e_1_3_2_1_8_1","first-page":"31","article-title":"STT-RAM based Energy-Efficiency Hybrid Cache for CMPs","author":"Li J.","year":"2011","journal-title":"Proc. of VLSI-SoC"},{"doi-asserted-by":"crossref","unstructured":"K. Nesbit M. Moreto F. Cazorla A. Ramirez M. Valero and J. Smith \"Multicore Resource Management \" in Proc. of MICRO pp. 6--16 2008. K. Nesbit M. Moreto F. Cazorla A. Ramirez M. Valero and J. Smith \"Multicore Resource Management \" in Proc. of MICRO pp. 6--16 2008.","key":"e_1_3_2_1_9_1","DOI":"10.1109\/MM.2008.43"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1109\/MICRO.2006.49"},{"doi-asserted-by":"crossref","unstructured":"G. Sun X. Dong Y. Xie J. Li and Y. Chen \"A Novel Acrhitecture of the 3D Stacked Mram L2 Cache for CMPs \" in Proc. of HPCA pp. 239--249 2009. G. Sun X. Dong Y. Xie J. Li and Y. Chen \"A Novel Acrhitecture of the 3D Stacked Mram L2 Cache for CMPs \" in Proc. of HPCA pp. 239--249 2009.","key":"e_1_3_2_1_11_1","DOI":"10.1109\/HPCA.2009.4798259"},{"doi-asserted-by":"crossref","unstructured":"X. Wu J. Li E. Speight and Y. Xie \"Power and Performance of Read-Write Aware Hybrid Cache with Non-Volatile Memories \" in Proc. of DATE pp. 737--742 2009. X. Wu J. Li E. Speight and Y. Xie \"Power and Performance of Read-Write Aware Hybrid Cache with Non-Volatile Memories \" in Proc. of DATE pp. 737--742 2009.","key":"e_1_3_2_1_12_1","DOI":"10.1109\/DATE.2009.5090762"},{"unstructured":"CACTI : An integrated cache and memory access time cycle time area leakage and dynamic power model. Version 5.3 available at http:\/\/www.hpl.hp.com\/research\/cacti\/ CACTI: An integrated cache and memory access time cycle time area leakage and dynamic power model. Version 5.3 available at http:\/\/www.hpl.hp.com\/research\/cacti\/","key":"e_1_3_2_1_13_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI'13","name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","location":"Paris France"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483052","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483052"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":13,"alternative-id":["10.1145\/2483028.2483052","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483052","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}