{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:36Z","timestamp":1750306956243,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483055","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"31-36","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Early stage power management for 3D FPGAs considering hierarchical routing resources"],"prefix":"10.1145","author":[{"given":"Krishna Chaitanya","family":"Nunna","sequence":"first","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}]},{"given":"Farhad","family":"Mehdipour","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}]},{"given":"Kazuaki","family":"Murakami","sequence":"additional","affiliation":[{"name":"Kyushu University, Fukuoka, Japan"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"11","volume-title":"4th Canadian Workshop Field-Programmable Devices","author":"Alexander J.","year":"1996"},{"key":"e_1_3_2_1_2_1","first-page":"727","volume-title":"IEDM Tech. Dig.","author":"Im S.","year":"2000"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2011.2161571"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855945"},{"key":"e_1_3_2_1_5_1","first-page":"483","volume-title":"Proc. 11th International Symposium on Quality Electronic Design (ISQED)","author":"Hu Yu Cheng","year":"2010"},{"key":"e_1_3_2_1_6_1","first-page":"321","volume-title":"Proc. International SoC Conference","author":"Generic Integer Linear Programming Jiang I. H.-R","year":"2009"},{"key":"e_1_3_2_1_7_1","first-page":"780","volume-title":"Proc. Asia and South Pacific Design Automation Conference","author":"Cong Jason","year":"2007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249359"},{"key":"e_1_3_2_1_10_1","first-page":"213","volume-title":"Proc. 20th IFIP\/IEEE International Conference on Very Large Scale Integration","author":"Nunna Krishna C.","year":"2012"},{"key":"e_1_3_2_1_11_1","unstructured":"Xilinx Virtex-II Platform FPGAs: Complete Data Sheet http:\/\/www.tl.mit.edu\/Courses\/6.111\/labkit\/datasheets\/virtex2datasheet.pdf.  Xilinx Virtex-II Platform FPGAs: Complete Data Sheet http:\/\/www.tl.mit.edu\/Courses\/6.111\/labkit\/datasheets\/virtex2datasheet.pdf."},{"key":"e_1_3_2_1_12_1","first-page":"1","volume-title":"International Conference on Field Programmable Logic and Applications","author":"Wilton J.","year":"2006"},{"key":"e_1_3_2_1_13_1","first-page":"114","volume-title":"Third International Symposium on Algorithms, Models and Tools for Parallel Computing on Heterogeneous Networks","author":"Knottenbelt A.","year":"2004"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"D. Stroobandt A priori wire length estimates for digital design Kluwer first ed. 2001.  D. Stroobandt A priori wire length estimates for digital design Kluwer first ed. 2001.","DOI":"10.1007\/978-1-4419-8499-9"},{"key":"e_1_3_2_1_15_1","unstructured":"VPR-Source code and benchmarks http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html.  VPR-Source code and benchmarks http:\/\/www.eecg.toronto.edu\/~vaughn\/vpr\/vpr.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266273"}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483055","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":16,"alternative-id":["10.1145\/2483028.2483055","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483055","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}