{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:35Z","timestamp":1750306955903,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483057","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"43-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Virtual register renaming"],"prefix":"10.1145","author":[{"given":"Komal","family":"Jothi","sequence":"first","affiliation":[{"name":"American University of Beirut, Beirut, Lebanon"}]},{"given":"Haitham","family":"Akkary","sequence":"additional","affiliation":[{"name":"American University of Beirut, Beirut, Lebanon"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Dec","author":"Akkary H.","year":"2003","unstructured":"H. Akkary , R. Rajwar , and S. Srinivasan , \" Checkpoint processing and recovery: towards scalable large instruction window processors,\" in Proceedings of MICRO-36 , Dec 2003 . H. Akkary, R. Rajwar, and S. Srinivasan, \"Checkpoint processing and recovery: towards scalable large instruction window processors,\" in Proceedings of MICRO-36, Dec 2003."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279378"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"key":"e_1_3_2_1_8_1","volume-title":"Feb","author":"Gonzalez A.","year":"1998","unstructured":"A. Gonzalez , J. Gonzalez and M. Valero , \" Virtual-physical registers,\" in Proceedings of HPCA-4 , Feb 1998 . A. Gonzalez, J. Gonzalez and M. Valero, \"Virtual-physical registers,\" in Proceedings of HPCA-4, Feb 1998."},{"key":"e_1_3_2_1_9_1","volume-title":"Feb","author":"Gonzalez A.","year":"1997","unstructured":"A. Gonzalez , M. Valero , J. Gonzalez , and T. Monreal , \" Virtual registers,\" in Proceedings of HPCA-3 , Feb 1997 . A. Gonzalez, M. Valero, J. Gonzalez, and T. Monreal, \"Virtual registers,\" in Proceedings of HPCA-3, Feb 1997."},{"key":"e_1_3_2_1_10_1","volume-title":"Tolerating all-level cache misses in in-order processors,\" in Proceedings of HPCA-15","author":"Hilton A.","year":"2009","unstructured":"A. Hilton , S. Nagarakatte , and A. Roth , \" Tolerating all-level cache misses in in-order processors,\" in Proceedings of HPCA-15 , 2009 . A. Hilton, S. Nagarakatte, and A. Roth, \"Tolerating all-level cache misses in in-order processors,\" in Proceedings of HPCA-15, 2009."},{"key":"e_1_3_2_1_11_1","volume-title":"Feb","author":"Hilton A.","year":"2010","unstructured":"A. Hilton and A. Roth , \" BOLT: energy-efficient out-of-order latency-tolerant execution,\" in Proceedings of HPCA-16 , Feb 2010 . A. Hilton and A. Roth, \"BOLT: energy-efficient out-of-order latency-tolerant execution,\" in Proceedings of HPCA-16, Feb 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081387"},{"key":"e_1_3_2_1_14_1","volume-title":"May","author":"Lebeck R.","year":"2002","unstructured":"R. Lebeck , J. Koppanalil , T. Li , J. Patwardhan , and E. Rotenberg , \" A large, fast instruction window for tolerating cache misses,\" in Proceedings of ISCA-29 , May 2002 . R. Lebeck, J. Koppanalil, T. Li, J. Patwardhan, and E. Rotenberg, \"A large, fast instruction window for tolerating cache misses,\" in Proceedings of ISCA-29, May 2002."},{"key":"e_1_3_2_1_15_1","volume-title":"Nov","author":"Martinez J. F.","year":"2002","unstructured":"J. F. Martinez , J. Renau , M. C. Huang , M. Prvulovic , and J. Torrellas , \" Cherry: checkpointed early resource recycling in out-of-order microprocessors,\" in Proceedings of MICRO-35 , Nov 2002 . J. F. Martinez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas, \"Cherry: checkpointed early resource recycling in out-of-order microprocessors,\" in Proceedings of MICRO-35, Nov 2002."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491458"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36424-2_8"},{"volume-title":"The microarchitecture of superscalar processors,\" in Proceedings of the IEEE","author":"Smith J. E.","key":"e_1_3_2_1_18_1","unstructured":"J. E. Smith and G. S. Sohi , \" The microarchitecture of superscalar processors,\" in Proceedings of the IEEE , vol. 83 , no. 12, Dec 1995. J. E. Smith and G. S. Sohi, \"The microarchitecture of superscalar processors,\" in Proceedings of the IEEE, vol. 83, no. 12, Dec 1995."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483057","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483057"}},"subtitle":["energy efficient substrate for continual flow pipelines"],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":19,"alternative-id":["10.1145\/2483028.2483057","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483057","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}