{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:21Z","timestamp":1759146801086,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483059","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"49-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Skew-bounded low swing clock tree optimization"],"prefix":"10.1145","author":[{"given":"Can","family":"Sitik","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"83","article-title":"Scalable, sub-1w, sub-10ps clock skew, global clock distribution architecture for Intel Core i7\/i5\/i3 microprocessors","author":"Shamanna G.","year":"2010","unstructured":"G. Shamanna , N. Kurd , J. Douglas , and M. Morrise , \" Scalable, sub-1w, sub-10ps clock skew, global clock distribution architecture for Intel Core i7\/i5\/i3 microprocessors ,\" in Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC) , June 2010 , pp. 83 -- 84 . G. Shamanna, N. Kurd, J. Douglas, and M. Morrise, \"Scalable, sub-1w, sub-10ps clock skew, global clock distribution architecture for Intel Core i7\/i5\/i3 microprocessors,\" in Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC), June 2010, pp. 83--84.","journal-title":"Proceedings of the IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133523"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173491"},{"key":"e_1_3_2_1_5_1","first-page":"418","volume-title":"May 2001","author":"Zhu Q.","unstructured":"Q. Zhu and M. Zhang , \" Low-voltage swing clock distribution schemes,\" in IEEE International Symposium on Circuits and Systems (ISCAS) , May 2001 , pp. 418 -- 421 . Q. Zhu and M. Zhang, \"Low-voltage swing clock distribution schemes,\" in IEEE International Symposium on Circuits and Systems (ISCAS), May 2001, pp. 418--421."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826204"},{"key":"e_1_3_2_1_8_1","first-page":"547","volume-title":"Feasibility study of low-swing clocking,\" in the International Conference on Microelectronics","author":"Markovic D.","year":"2004","unstructured":"D. Markovic , J. Tschanz , and V. De , \" Feasibility study of low-swing clocking,\" in the International Conference on Microelectronics , vol. 2 , May 2004 , pp. 547 -- 550 . D. Markovic, J. Tschanz, and V. De, \"Feasibility study of low-swing clocking,\" in the International Conference on Microelectronics, vol. 2, May 2004, pp. 547--550."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.997859"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391588"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.17"},{"key":"e_1_3_2_1_12_1","unstructured":"Synopsys 90nm Generic Library Synopsys Inc. 2009.  Synopsys 90nm Generic Library Synopsys Inc. 2009."}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483059","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483059"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":12,"alternative-id":["10.1145\/2483028.2483059","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483059","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}