{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:13Z","timestamp":1759147333553,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483075","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"125-130","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Custom memory architecture for multi-core implementation of face detection algorithm"],"prefix":"10.1145","author":[{"given":"David","family":"Watson","sequence":"first","affiliation":[{"name":"Glasgow Caledonian University, Glasgow, Scotland Uk"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Ahmadinia","sequence":"additional","affiliation":[{"name":"Glasgow Caledonian University, Glasgow, Scotland Uk"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon","family":"Morison","sequence":"additional","affiliation":[{"name":"Glasgow Caledonian University, Glasgow, Scotland Uk"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom","family":"Buggy","sequence":"additional","affiliation":[{"name":"Glasgow Caledonian University, Glasgow, Scotland Uk"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/IVS.2008.4621211"},{"key":"e_1_3_2_1_2_1","first-page":"75","volume-title":"SiPS. IEEE Workshop on","author":"Chen S.-K.","year":"2009","unstructured":"S.-K. Chen , T.-J. Lin , and C.-W. Liu . Parallel object detection on multicore platforms. In Signal Processing Systems , SiPS. IEEE Workshop on , pages 75 -- 80 , 2009 . S.-K. Chen, T.-J. Lin, and C.-W. Liu. Parallel object detection on multicore platforms. In Signal Processing Systems, SiPS. IEEE Workshop on, pages 75--80, 2009."},{"key":"e_1_3_2_1_3_1","first-page":"1862","volume-title":"International Conference on","author":"Chen T.","year":"2007","unstructured":"T. Chen , D. Budnikov , C. Hughes , and Y.-K. Chen . Computer vision on multi-core processors: Articulated body tracking. In Multimedia and Expo , International Conference on , pages 1862 -- 1865 , july 2007 . T. Chen, D. Budnikov, C. Hughes, and Y.-K. Chen. Computer vision on multi-core processors: Articulated body tracking. In Multimedia and Expo, International Conference on, pages 1862--1865, july 2007."},{"key":"e_1_3_2_1_4_1","first-page":"1","volume-title":"Automation and Test (VLSI-DAT), 2011 International Symposium on","author":"Chiang C.-H.","year":"2011","unstructured":"C.-H. Chiang , C.-H. Kao , G.-R. Li , and B.-C. Lai . Multi-level parallelism analysis of face detection on a shared memory multi-core system. In VLSI Design , Automation and Test (VLSI-DAT), 2011 International Symposium on , pages 1 -- 4 , april 2011 . C.-H. Chiang, C.-H. Kao, G.-R. Li, and B.-C. Lai. Multi-level parallelism analysis of face detection on a shared memory multi-core system. In VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on, pages 1--4, april 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/ICPPW.2010.27"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/FCCM.2010.12"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/ICPADS.2011.43"},{"key":"e_1_3_2_1_8_1","first-page":"576","volume-title":"International Conference on","author":"Lai B.-C.","year":"2011","unstructured":"B.-C. Lai , C.-H. Chiang , and G.-R. Li . Data locality optimization for a parallel object detection on embedded multi-core systems. In Software Engineering and Service Science (ICSESS) , International Conference on , pages 576 -- 579 , july 2011 . B.-C. Lai, C.-H. Chiang, and G.-R. Li. Data locality optimization for a parallel object detection on embedded multi-core systems. In Software Engineering and Service Science (ICSESS), International Conference on, pages 576--579, july 2011."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/CRV.2012.45"},{"key":"e_1_3_2_1_10_1","first-page":"511","volume-title":"CVPR. Proceedings of IEEE Conference on","volume":"1","author":"Viola P.","year":"2001","unstructured":"P. Viola and M. Jones . Rapid object detection using a boosted cascade of simple features. In Computer Vision and Pattern Recognition , CVPR. Proceedings of IEEE Conference on , pages 511 -- 518 vol. 1 , 2001 . P. Viola and M. Jones. Rapid object detection using a boosted cascade of simple features. In Computer Vision and Pattern Recognition, CVPR. Proceedings of IEEE Conference on, pages 511--518 vol.1, 2001."},{"key":"e_1_3_2_1_11_1","first-page":"839","volume-title":"International Conference on","author":"Xin L.","year":"2011","unstructured":"L. Xin , C. Wenjie , M. Tao , and X. Lishuang . Real-time algorithm for sift based on distributed shared memory architecture with homogeneous multi-core dsp. In Intelligent Control and Information Processing , International Conference on , pages 839 -- 843 , july 2011 . L. Xin, C. Wenjie, M. Tao, and X. Lishuang. Real-time algorithm for sift based on distributed shared memory architecture with homogeneous multi-core dsp. In Intelligent Control and Information Processing, International Conference on, pages 839--843, july 2011."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI'13","name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","location":"Paris France"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483075","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483075"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":11,"alternative-id":["10.1145\/2483028.2483075","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483075","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}