{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:35Z","timestamp":1750306955901,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483083","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"161-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A source-synchronous Htree-based network-on-chip"],"prefix":"10.1145","author":[{"given":"Ayan","family":"Mandal","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]},{"given":"Rabi N.","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403613"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.70"},{"key":"e_1_3_2_1_3_1","first-page":"1489","volume-title":"A fast, source-synchronous ring-based network-on-chip design,\" in DATE","author":"Mandal A.","year":"2012","unstructured":"A. Mandal , S. P. Khatri , and R. N. Mahapatra , \" A fast, source-synchronous ring-based network-on-chip design,\" in DATE , pp. 1489 -- 1494 , 2012 . A. Mandal, S. P. Khatri, and R. N. Mahapatra, \"A fast, source-synchronous ring-based network-on-chip design,\" in DATE, pp. 1489--1494, 2012."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_6_1","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato J.","year":"2002","unstructured":"J. Duato , S. Yalamanchili , and N. Lionel , Interconnection Networks: An Engineering Approach . San Francisco, CA, USA : Morgan Kaufmann Publishers Inc ., 2002 . J. Duato, S. Yalamanchili, and N. Lionel, Interconnection Networks: An Engineering Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2002."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/4492.4495"},{"key":"e_1_3_2_1_9_1","first-page":"16","volume-title":"Proceedings","author":"Samuelsson H.","year":"2004","unstructured":"H. Samuelsson and S. Kumar , \" Ring road NoC architecture,\" in Norchip Conference, 2004 . Proceedings , pp. 16 -- 19 , Nov. 2004 . H. Samuelsson and S. Kumar, \"Ring road NoC architecture,\" in Norchip Conference, 2004. Proceedings, pp. 16--19, Nov. 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048594"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.14"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378684"},{"key":"e_1_3_2_1_13_1","unstructured":"I. Meta-Software \"HSPICE user's manual \" Campbell CA.  I. Meta-Software \"HSPICE user's manual \" Campbell CA."},{"key":"e_1_3_2_1_14_1","unstructured":"\"PTM website.\" http:\/\/www.eas.asu.edu\/~ptm.  \"PTM website.\" http:\/\/www.eas.asu.edu\/~ptm."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_16_1","unstructured":"\"Raphael Interconnect Analysis Tool: User's Guide.\"  \"Raphael Interconnect Analysis Tool: User's Guide.\""},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_18_1","first-page":"477","volume-title":"ICCD 2006. International Conference on","author":"Gratz P.","year":"2006","unstructured":"P. Gratz , C. Kim , R. McDonald , S. Keckler , and D. Burger , \" Implementation and Evaluation of On-Chip Network Architectures,\" in Computer Design, 2006 . ICCD 2006. International Conference on , pp. 477 -- 484 , Oct 2006 . P. Gratz, C. Kim, R. McDonald, S. Keckler, and D. Burger, \"Implementation and Evaluation of On-Chip Network Architectures,\" in Computer Design, 2006. ICCD 2006. International Conference on, pp. 477--484, Oct 2006."}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483083","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483083"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":18,"alternative-id":["10.1145\/2483028.2483083","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483083","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}