{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:36Z","timestamp":1750306956127,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483089","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"191-196","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Efficient transistor-level design of CMOS gates"],"prefix":"10.1145","author":[{"given":"Vinicius Neves","family":"Possani","sequence":"first","affiliation":[{"name":"Federal University of Pelotas, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9 In\u00e1cio","family":"Reis","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato Perez","family":"Ribas","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe de Souza","family":"Marques","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leomar Soares","family":"da Rosa Junior","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas, Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"5649","volume-title":"IEEE Int. Symp. on Circuits and Systems (ISCAS","author":"Lai Y.","year":"2005","unstructured":"Lai , Y. , Jiang , Y. and Chu , H . BDD Decomposition for Mixed CMOS\/PTL Logic Circuit Synthesis , In: IEEE Int. Symp. on Circuits and Systems (ISCAS 2005 ), p. 5649 -- 5652 . Lai, Y., Jiang, Y. and Chu, H. BDD Decomposition for Mixed CMOS\/PTL Logic Circuit Synthesis, In: IEEE Int. Symp. on Circuits and Systems (ISCAS 2005), p. 5649--5652."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2006.205099"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800518"},{"key":"e_1_3_2_1_4_1","volume-title":"Filing date","author":"Reis A. I.","year":"2009","unstructured":"Reis , A. I. and Anderson , O. C . Library Sizing. US Patent number: 8015517 , Filing date : Jun 5, 2009 , Issue date: Sep 6, 2011, Application number: 12\/479,603. Reis, A. I. and Anderson, O. C. Library Sizing. US Patent number: 8015517, Filing date: Jun 5, 2009, Issue date: Sep 6, 2011, Application number: 12\/479,603."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.238345"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284511"},{"key":"e_1_3_2_1_11_1","first-page":"841","volume-title":"Journal of Analog Integrated Circuits and Signal Processing (ALOG)","author":"Possani V. N.","year":"2012","unstructured":"Possani , V. N. , Souza , R. S. , Domingues Junior , J. S. , Agostini , L. V. , Marques , F. S. and Da Rosa Junior, L. S. Optimizing Transistor Networks Using a Graph-Based Technique . Journal of Analog Integrated Circuits and Signal Processing (ALOG) , May 2012 , v. 73, p. 841 -- 850 , 2012. Possani, V. N., Souza, R. S., Domingues Junior, J. S., Agostini, L. V., Marques, F. S. and Da Rosa Junior, L. S. Optimizing Transistor Networks Using a Graph-Based Technique. Journal of Analog Integrated Circuits and Signal Processing (ALOG), May 2012, v. 73, p. 841--850, 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"volume-title":"from Logic Circuit Synthesis Labs","author":"Catalog","key":"e_1_3_2_1_13_1","unstructured":"Catalog of 53 Handmade Optimal Switch Networks, 2012. Retrieved October 15, 2012 , from Logic Circuit Synthesis Labs , Federal University of Rio Grande do Sul: http:\/\/www.inf.ufrgs.br\/logics\/docman\/53_NSP_Catalog.pdf Catalog of 53 Handmade Optimal Switch Networks, 2012. Retrieved October 15, 2012, from Logic Circuit Synthesis Labs, Federal University of Rio Grande do Sul: http:\/\/www.inf.ufrgs.br\/logics\/docman\/53_NSP_Catalog.pdf"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973098"},{"key":"e_1_3_2_1_15_1","first-page":"1","volume-title":"25th Symp. on Integrated Circuits and Systems Design (SBCCI","author":"Possani V. N.","year":"2012","unstructured":"Possani , V. N. , Callegaro , V. , Reis , A. I. , Ribas , R. P. , Marques , F. S. and Da Rosa Junior, L. S. NSP Kernel Finder - A Methodology to Find and to Build Non-Series-Parallel Transistor Arrangements . In: 25th Symp. on Integrated Circuits and Systems Design (SBCCI 2012 ), p. 1 -- 6 . Possani, V. N., Callegaro, V., Reis, A. I., Ribas, R. P., Marques, F. S. and Da Rosa Junior, L. S. NSP Kernel Finder - A Methodology to Find and to Build Non-Series-Parallel Transistor Arrangements. In: 25th Symp. on Integrated Circuits and Systems Design (SBCCI 2012), p. 1--6."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.954508"}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483089","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483089"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":16,"alternative-id":["10.1145\/2483028.2483089","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483089","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}