{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:36Z","timestamp":1750306956395,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483111","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"287-292","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Effect of TSV fabrication technology on power distribution in 3D ICs"],"prefix":"10.1145","author":[{"given":"Suhas M.","family":"Satheesh","sequence":"first","affiliation":[{"name":"Nvidia, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"volume-title":"Morgan Kaufmann","year":"2009","author":"Pavlidis V. F.","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1167704.1167715"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"volume-title":"McGraw-Hill","year":"2012","author":"Salman E.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053565"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038165"},{"key":"e_1_3_2_1_7_1","first-page":"205","article-title":"Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication","author":"Huang G.","year":"2007","journal-title":"Proceedings of the IEEE Electrical Performance of Electronic Packaging"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531605"},{"key":"e_1_3_2_1_9_1","first-page":"317","article-title":"Polysilicon Interconnections (FEOL): Fabrication and Characterization","author":"Agarwal A.","year":"2009","journal-title":"Proceedings of the IEEE Electronics Packaging Technology Conference"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.924068"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1572471.1572486"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"S. Natarajan phet al. \"A 32nm Logic Technology Featuring 2nd-Generation High-k+ Metal-Gate Transistors Enhanced Channel Strain and 0.171 \u03bcm$2 SRAM Cell Size in a 291Mb Array \" Proceedings of the IEEE International Electron Devices Meeting pp. 1--3 December 2008.  S. Natarajan phet al. \"A 32nm Logic Technology Featuring 2nd-Generation High-k+ Metal-Gate Transistors Enhanced Channel Strain and 0.171 \u03bcm$ 2 SRAM Cell Size in a 291Mb Array \" Proceedings of the IEEE International Electron Devices Meeting pp. 1--3 December 2008.","DOI":"10.1109\/IEDM.2008.4796777"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"TSV Modeling and Noise Coupling in 3D IC","author":"Kim J.","year":"2006","journal-title":"Proceedings of the IEEE Electronic System-Integration Technology Conference"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101771"},{"key":"e_1_3_2_1_17_1","unstructured":"\"NCSU 45 nm process design kit \" {Online}. Available: http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Metal_Layers.  \"NCSU 45 nm process design kit \" {Online}. Available: http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Metal_Layers."}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483111","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483111"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":17,"alternative-id":["10.1145\/2483028.2483111","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483111","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}