{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:36Z","timestamp":1750306956212,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T00:00:00Z","timestamp":1367452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,5,2]]},"DOI":"10.1145\/2483028.2483113","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"page":"293-298","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Multi-port FinFET SRAM design"],"prefix":"10.1145","author":[{"given":"Yirong","family":"Zhao","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}]},{"given":"Jiayin","family":"Li","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}]},{"given":"Kartik","family":"Mohanram","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, USA"}]}],"member":"320","published-online":{"date-parts":[[2013,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"302","volume-title":"Shared memory design for multicore systems,\" in International Scientific Conference Computer Science","author":"Manoilov P.","year":"2008","unstructured":"P. Manoilov and P. Krivoshieva , \" Shared memory design for multicore systems,\" in International Scientific Conference Computer Science , pp. 302 -- 307 , 2008 . P. Manoilov and P. Krivoshieva, \"Shared memory design for multicore systems,\" in International Scientific Conference Computer Science, pp. 302--307, 2008."},{"key":"e_1_3_2_1_2_1","first-page":"1","volume-title":"Symposium on VLSI design, automation and test","author":"Yang H.","year":"2007","unstructured":"H. Yang , M. Chang , S. Lai , H. Wang , and W. Hwang , \" A low-power low-swing single-ended multi-port SRAM,\" in Intl . Symposium on VLSI design, automation and test , pp. 1 -- 4 , 2007 . H. Yang, M. Chang, S. Lai, H. Wang, and W. Hwang, \"A low-power low-swing single-ended multi-port SRAM,\" in Intl. Symposium on VLSI design, automation and test, pp. 1--4, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/81.331519"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/81.331519","article-title":"A new design methodology for multiport SRAM cell","volume":"41","author":"Lai F.","year":"1984","unstructured":"F. Lai , Y. L. Chuang , and S. J. Chen , \" A new design methodology for multiport SRAM cell ,\" IEEE Trans. Circuits and Systems , vol. 41 , pp. 677 -- 685 , November 1984 . F. Lai, Y. L. Chuang, and S. J. Chen, \"A new design methodology for multiport SRAM cell,\" IEEE Trans. Circuits and Systems, vol. 41, pp. 677--685, November 1984.","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.511018"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.88"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902693"},{"key":"e_1_3_2_1_8_1","first-page":"131","volume-title":"Intl. Symposium on Quality Electronic Design","author":"Singh J.","year":"2010","unstructured":"J. Singh , D. S. Aswar , S. P. Mohanty , and D. K. Pradhan , \" A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead,\" in Proc . Intl. Symposium on Quality Electronic Design , pp. 131 -- 138 , 2010 . J. Singh, D. S. Aswar, S. P. Mohanty, and D. K. Pradhan, \"A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead,\" in Proc. Intl. Symposium on Quality Electronic Design, pp. 131--138, 2010."},{"key":"e_1_3_2_1_9_1","volume-title":"), ch. 4","author":"Tzartzanis N.","year":"2002","unstructured":"N. Tzartzanis , \" Static memory design,\" in High-Performance Energy-Efficient Microprocessor Design (V. G. Oklobdzija and R. K. Krishnamurthy , eds . ), ch. 4 , Springer , 2002 . N. Tzartzanis, \"Static memory design,\" in High-Performance Energy-Efficient Microprocessor Design (V. G. Oklobdzija and R. K. Krishnamurthy, eds.), ch. 4, Springer, 2002."},{"key":"e_1_3_2_1_10_1","unstructured":"\"P\u2122-MG multi-gate model \" 2012. Please visit the URL http:\/\/ptm.asu.edu\/ for further details.  \"P\u2122-MG multi-gate model \" 2012. Please visit the URL http:\/\/ptm.asu.edu\/ for further details."},{"key":"e_1_3_2_1_11_1","first-page":"105","volume-title":"Symposium on VLSI circuits","author":"Golden M.","year":"1999","unstructured":"M. Golden and H. Partovi , \" A 500 mhz, write-bypassed, 88-entry, 90-bit register file,\" in Proc . Symposium on VLSI circuits , pp. 105 -- 108 , 1999 . M. Golden and H. Partovi, \"A 500 mhz, write-bypassed, 88-entry, 90-bit register file,\" in Proc. Symposium on VLSI circuits, pp. 105--108, 1999."},{"key":"e_1_3_2_1_12_1","first-page":"338","volume-title":"Intl. Solid-state Circuits Conference","author":"Tzartzanis N.","year":"2002","unstructured":"N. Tzartzanis , W. W. Walker , H. Nguyen , and A. Inoue , \" A 34word x 64b 10R\/6W write-through self-timed dual-supply-voltage register file,\" in Proc . Intl. Solid-state Circuits Conference , pp. 338 -- 357 , 2002 . N. Tzartzanis, W. W. Walker, H. Nguyen, and A. Inoue, \"A 34word x 64b 10R\/6W write-through self-timed dual-supply-voltage register file,\" in Proc. Intl. Solid-state Circuits Conference, pp. 338--357, 2002."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051981"},{"key":"e_1_3_2_1_16_1","volume-title":"UFDG MOSFET Model User Guide (Linux Version 3.71)","author":"SOI Group of University of Florida","year":"2003","unstructured":"SOI Group of University of Florida , UFDG MOSFET Model User Guide (Linux Version 3.71) , 2003 . Please visit the URL http:\/\/www.soi.tec.ufl.edu for further details. SOI Group of University of Florida, UFDG MOSFET Model User Guide (Linux Version 3.71), 2003. Please visit the URL http:\/\/www.soi.tec.ufl.edu for further details."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810365"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393954"},{"key":"e_1_3_2_1_19_1","volume-title":"Array subsystems,\" in CMOS VLSI design: a circuits and systems perspective","author":"Weste N.-H. E.","year":"2012","unstructured":"N.-H. E. Weste and D. Harris , \" Array subsystems,\" in CMOS VLSI design: a circuits and systems perspective ( 4 th edition) (M. Goldstein and M. Suarez-Rivas, eds.), ch. 11, Pearson and Addison-Wesley , 2012 . N.-H. E. Weste and D. Harris, \"Array subsystems,\" in CMOS VLSI design: a circuits and systems perspective (4th edition) (M. Goldstein and M. Suarez-Rivas, eds.), ch. 11, Pearson and Addison-Wesley, 2012.","edition":"4"}],"event":{"name":"GLSVLSI'13: Great Lakes Symposium on VLSI 2013","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Paris France","acronym":"GLSVLSI'13"},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483113","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2483028.2483113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:06Z","timestamp":1750235946000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2483028.2483113"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,2]]},"references-count":18,"alternative-id":["10.1145\/2483028.2483113","10.1145\/2483028"],"URL":"https:\/\/doi.org\/10.1145\/2483028.2483113","relation":{},"subject":[],"published":{"date-parts":[[2013,5,2]]},"assertion":[{"value":"2013-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}