{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T17:00:46Z","timestamp":1777654846857,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0720773"],"award-info":[{"award-number":["CNS-0720773"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485927","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"48-59","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":62,"title":["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems"],"prefix":"10.1145","author":[{"given":"Janani","family":"Mukundan","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY"}]},{"given":"Hillery","family":"Hunter","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson, Yorktown Heights, NY"}]},{"given":"Kyu-hyoun","family":"Kim","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson, Yorktown Heights, NY"}]},{"given":"Jeffrey","family":"Stuecheli","sequence":"additional","affiliation":[{"name":"IBM Systems and Tech. Group, Austin, TX"}]},{"given":"Jos\u00e9 F.","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"JEDEC DDR4 SDRAM Standard 2012. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79--4. JEDEC DDR4 SDRAM Standard 2012. http:\/\/www.jedec.org\/standards-documents\/docs\/jesd79--4."},{"key":"e_1_3_2_1_2_1","unstructured":"ASHRAE Technical Committee. 2011 Thermal Guidelines for Data Processing Environments - Expanded Data Center Classes and Usage Guidance. http:\/\/www.eni.com\/green-data-center\/it_IT\/static\/pdf\/ASHRAE_1.pdf.  ASHRAE Technical Committee. 2011 Thermal Guidelines for Data Processing Environments - Expanded Data Center Classes and Usage Guidance. http:\/\/www.eni.com\/green-data-center\/it_IT\/static\/pdf\/ASHRAE_1.pdf."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1155\/2003\/401032"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"e_1_3_2_1_7_1","volume-title":"Memory system with a programmable refresh cycle. United States Patent Application #0151131 A1","author":"Kilmer C. A.","year":"2012","unstructured":"C. A. Kilmer , K. H. Kim , W. E. Maule , and V. Patel . Memory system with a programmable refresh cycle. United States Patent Application #0151131 A1 , 2012 . C. A. Kilmer, K. H. Kim, W. E. Maule, and V. Patel. Memory system with a programmable refresh cycle. United States Patent Application #0151131 A1, 2012."},{"key":"e_1_3_2_1_8_1","volume-title":"ISCA","author":"Liu J.","year":"2012","unstructured":"J. Liu , B. Jaiyen , R. Veras , and O. Mutlu . RAIDR: Retention-aware intelligent dram refresh . In ISCA , 2012 . J. Liu, B. Jaiyen, R. Veras, and O. Mutlu. RAIDR: Retention-aware intelligent dram refresh. In ISCA, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_3_2_1_11_1","unstructured":"J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sourceforge.net January 2005.  J. Renau B. Fraguela J. Tuck W. Liu M. Prvulovic L. Ceze S. Sarangi P. Sack K. Strauss and P. Montesinos. SESC simulator. http:\/\/sesc.sourceforge.net January 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176868"},{"key":"e_1_3_2_1_16_1","volume-title":"Method and system for selective DRAM refresh to reduce power consumption. United States Patent #6094705","author":"Song S. P.","year":"2000","unstructured":"S. P. Song . Method and system for selective DRAM refresh to reduce power consumption. United States Patent #6094705 , 2000 . S. P. Song. Method and system for selective DRAM refresh to reduce power consumption. United States Patent #6094705, 2000."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_20_1","volume-title":"Apr.","author":"Worrel J.","year":"2012","unstructured":"J. Worrel . Intel to introduce DDR4 memory with Haswell-EX server platform. In http:\/\/fudzilla.com , Apr. 2012 . J. Worrel. Intel to introduce DDR4 memory with Haswell-EX server platform. In http:\/\/fudzilla.com, Apr. 2012."},{"key":"e_1_3_2_1_21_1","volume-title":"Flash Memory Summit","author":"Yoon J.","year":"2012","unstructured":"J. Yoon and G. Tressler . Advanced flash technology status, scaling trends and implications to enterprise SSD technology enablement . In Flash Memory Summit , 2012 . J. Yoon and G. Tressler. Advanced flash technology status, scaling trends and implications to enterprise SSD technology enablement. In Flash Memory Summit, 2012."}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":19,"alternative-id":["10.1145\/2485922.2485927","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485927","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485927","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}