{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:55:34Z","timestamp":1773194134384,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485935","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"142-153","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":79,"title":["Triggered instructions"],"prefix":"10.1145","author":[{"given":"Angshuman","family":"Parashar","sequence":"first","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Pellauer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Adler","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bushra","family":"Ahsan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Neal","family":"Crago","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Lustig","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Pavlov","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonia","family":"Zhai","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA and University of Minnesota, Minneapolis, MN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohit","family":"Gambhir","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Randy","family":"Allmon","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachid","family":"Rayess","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Maresh","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA and CSAIL, MIT, Cambridge, MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"e_1_3_2_1_3_1","unstructured":"Bluespec Inc. Bluespec System Verilog Reference Guide. 2007.  Bluespec Inc. Bluespec System Verilog Reference Guide. 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/59087"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/642089.642111"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/360933.360975"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808199"},{"key":"e_1_3_2_1_11_1","volume-title":"SUMMA: Scalable Universal Matrix Multiplication Algorithm. Technical report","author":"Geijin R. A. V. D.","year":"1997","unstructured":"R. A. V. D. Geijin and J. Watts . SUMMA: Scalable Universal Matrix Multiplication Algorithm. Technical report , 1997 . R. A. V. D. Geijin and J. Watts. SUMMA: Scalable Universal Matrix Multiplication Algorithm. Technical report, 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014884"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/549928.795741"},{"key":"e_1_3_2_1_14_1","series-title":"Lecture Notes in Computer Science 786, Compiler Construction","first-page":"435","volume-title":"Transport-Triggering vs. Operation-Triggering","author":"J. Hoogerbrugge and H. Corp","year":"1994","unstructured":"J. Hoogerbrugge and H. Corp oraal . Transport-Triggering vs. Operation-Triggering . In Lecture Notes in Computer Science 786, Compiler Construction , pages 435 -- 449 . Springer-Verlag , 1994 . J. Hoogerbrugge and H. Corporaal. Transport-Triggering vs. Operation-Triggering. In Lecture Notes in Computer Science 786, Compiler Construction, pages 435--449. Springer-Verlag, 1994."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1137\/0206024"},{"key":"e_1_3_2_1_16_1","first-page":"235","volume-title":"F. A. Matsen and T. Tajima","author":"Kung H. T.","year":"1986","unstructured":"H. T. Kung . The CMU Warp Processor . In F. A. Matsen and T. Tajima , editors, Supercomputers : Algorithms, Architectures, and Scientific Computation , pages 235 -- 247 . 1986 . H. T. Kung. The CMU Warp Processor. In F. A. Matsen and T. Tajima, editors, Supercomputers: Algorithms, Architectures, and Scientific Computation, pages 235--247. 1986."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.820764"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854344"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0019-9"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012767"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339687"},{"key":"e_1_3_2_1_27_1","first-page":"1696","volume-title":"An Asynchronous Array of Simple Processors for DSP Applications. In Solid-State Circuits Conference (ISSCC), Digest of Technical Papers","author":"Yu Z.","year":"2006","unstructured":"Z. Yu , M. Meeuwsen , R. Apperson , O. Sattari , M. Lai , J. Webb , E. Work , T. Mohsenin , M. Singh , and B. Baas . An Asynchronous Array of Simple Processors for DSP Applications. In Solid-State Circuits Conference (ISSCC), Digest of Technical Papers , pages 1696 -- 1705 , Feb. 2006 . Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai, J. Webb, E. Work, T. Mohsenin, M. Singh, and B. Baas. An Asynchronous Array of Simple Processors for DSP Applications. In Solid-State Circuits Conference (ISSCC), Digest of Technical Papers, pages 1696--1705, Feb. 2006."}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485935","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485935"}},"subtitle":["a control paradigm for spatially-programmed architectures"],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":26,"alternative-id":["10.1145\/2485922.2485935","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485935","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485935","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}