{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:48Z","timestamp":1772724828583,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-1216695"],"award-info":[{"award-number":["CCF-1216695"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004311","name":"Advanced Micro Devices","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004311","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485940","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"201-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Exploring memory consistency for massively-threaded throughput-oriented processors"],"prefix":"10.1145","author":[{"given":"Blake A.","family":"Hechtman","sequence":"first","affiliation":[{"name":"Duke University, Durham, NC"}]},{"given":"Daniel J.","family":"Sorin","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325100"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.26"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_7_1","unstructured":"P. Bright \"Transactional Memory Going Mainstream with Intel Haswell \" Ars Technica Feb-2012. {Online}. Available: http:\/\/arstechnica.com\/business\/news\/2012\/02\/transactional-memory-going-mainstream-with-intel-haswell.ars.  P. Bright \"Transactional Memory Going Mainstream with Intel Haswell \" Ars Technica Feb-2012. {Online}. Available: http:\/\/arstechnica.com\/business\/news\/2012\/02\/transactional-memory-going-mainstream-with-intel-haswell.ars."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006709"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_10_1","volume-title":"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture","author":"Chou Y.","year":"2004","unstructured":"Y. Chou , B. Fahs , and S. Abraham , \" Microarchitecture Optimizations for Exploiting Memory-Level Parallelism,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture , 2004 . Y. Chou, B. Fahs, and S. Abraham, \"Microarchitecture Optimizations for Exploiting Memory-Level Parallelism,\" in Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004."},{"key":"e_1_3_2_1_11_1","first-page":"169","volume-title":"Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","author":"Ferdman M.","year":"2011","unstructured":"M. Ferdman , P. Lotfi-Kamran , K. Balet , and B. Falsafi , \" Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in IEEE 17th International Symposium on High Performance Computer Architecture (HPCA) , 2011 , pp. 169 -- 180 . M. Ferdman, P. Lotfi-Kamran, K. Balet, and B. Falsafi, \"Cuckoo Directory: A Scalable Directory for Many-Core Systems,\" in IEEE 17th International Symposium on High Performance Computer Architecture (HPCA), 2011, pp. 169--180."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155655"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300993"},{"key":"e_1_3_2_1_14_1","volume-title":"Evaluating Cache Coherent Shared Virtual Memory for Heterogeneous Multicore Chips,\" in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software","author":"Hechtman B. A.","year":"2013","unstructured":"B. A. Hechtman and D. J. Sorin , \" Evaluating Cache Coherent Shared Virtual Memory for Heterogeneous Multicore Chips,\" in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software , 2013 . B. A. Hechtman and D. J. Sorin, \"Evaluating Cache Coherent Shared Virtual Memory for Heterogeneous Multicore Chips,\" in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2013."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.707614"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555774"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816019"},{"key":"e_1_3_2_1_18_1","first-page":"52","volume-title":"31st International Symposium on Computer Architecture","author":"Krashinsky R.","year":"2004","unstructured":"R. Krashinsky in 31st International Symposium on Computer Architecture , 2004 , pp. 52 -- 63 . R. Krashinsky et al., \"The Vector-Thread Architecture,\" in 31st International Symposium on Computer Architecture, 2004, pp. 52--63."},{"key":"e_1_3_2_1_19_1","first-page":"65","author":"Kulkarni M.","year":"2009","unstructured":"M. Kulkarni , M. Burtscher , C. Cascaval , and K. Pingali , \"Lonestar: A Suite of Parallel Irregular Programs,\" in IEEE International Symposium on Performance Analysis of Systems and Software , 2009 , pp. 65 -- 76 . M. Kulkarni, M. Burtscher, C. Cascaval, and K. Pingali, \"Lonestar: A Suite of Parallel Irregular Programs,\" in IEEE International Symposium on Performance Analysis of Systems and Software, 2009, pp. 65--76.","journal-title":"\"Lonestar: A Suite of Parallel Irregular Programs,\" in IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01719-3"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1040305.1040336"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.25"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_27"},{"key":"e_1_3_2_1_26_1","volume-title":"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution,\" in Proceedings of the 34rd Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Rajwar R.","year":"2001","unstructured":"R. Rajwar and J. R. Goodman , \" Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution,\" in Proceedings of the 34rd Annual IEEE\/ACM International Symposium on Microarchitecture , 2001 . R. Rajwar and J. R. Goodman, \"Speculative Lock Elision: Enabling Highly Concurrent Multithreaded Execution,\" in Proceedings of the 34rd Annual IEEE\/ACM International Symposium on Microarchitecture, 2001."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"e_1_3_2_1_31_1","volume-title":"Alpha Architecture Reference Manual","author":"Sites R. L.","year":"1992","unstructured":"R. L. Sites , Ed., Alpha Architecture Reference Manual . Digital Press , 1992 . R. L. Sites, Ed., Alpha Architecture Reference Manual. Digital Press, 1992."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2028905"},{"key":"e_1_3_2_1_34_1","unstructured":"S. Steele \"ARM GPUs: Now and in the Future.\" http:\/\/www.arm.com\/files\/event\/8_Steve_Steele_ARM_GPUs_Now_and_in_the_Future.pdf Jun-2011.  S. Steele \"ARM GPUs: Now and in the Future.\" http:\/\/www.arm.com\/files\/event\/8_Steve_Steele_ARM_GPUs_Now_and_in_the_Future.pdf Jun-2011."},{"key":"e_1_3_2_1_35_1","volume-title":"HSA for the Common Man.\" http:\/\/devgurus.amd.com\/servlet\/JiveServlet\/download\/1282191-1737\/HC-4741_FINAL.pptx","author":"Tipparaju V.","year":"2012","unstructured":"V. Tipparaju and L. Howes , \" HSA for the Common Man.\" http:\/\/devgurus.amd.com\/servlet\/JiveServlet\/download\/1282191-1737\/HC-4741_FINAL.pptx , 2012 . V. Tipparaju and L. Howes, \"HSA for the Common Man.\" http:\/\/devgurus.amd.com\/servlet\/JiveServlet\/download\/1282191-1737\/HC-4741_FINAL.pptx, 2012."},{"key":"e_1_3_2_1_36_1","series-title":"Version 9","volume-title":"SPARC Architecture Manual","author":"Weaver D. L.","year":"1994","unstructured":"D. L. Weaver and T. Germond , Eds. , SPARC Architecture Manual ( Version 9 ) . PTR Prentice Hall , 1994 . D. L. Weaver and T. Germond, Eds., SPARC Architecture Manual (Version 9). PTR Prentice Hall, 1994."}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485940","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485940"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":36,"alternative-id":["10.1145\/2485922.2485940","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485940","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485940","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}