{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:28Z","timestamp":1772164048041,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485942","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"225-236","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":71,"title":["Robust architectural support for transactional memory in the power architecture"],"prefix":"10.1145","author":[{"given":"Harold W.","family":"Cain","sequence":"first","affiliation":[{"name":"IBM Research, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maged M.","family":"Michael","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad","family":"Frey","sequence":"additional","affiliation":[{"name":"IBM STG, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cathy","family":"May","sequence":"additional","affiliation":[{"name":"IBM Research, Yorktown Heights, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derek","family":"Williams","sequence":"additional","affiliation":[{"name":"IBM STG, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung","family":"Le","sequence":"additional","affiliation":[{"name":"IBM STG, Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM Arch. Reference Manual. ARM Ltd. 2005. ARM Arch. Reference Manual . ARM Ltd. 2005."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510738"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168903"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/129082"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006711"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.scico.2005.03.005"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_11_1","volume-title":"TRANSACT '07:  2nd Workshop on Transactional Computing","author":"Hofmann O. S.","year":"2007","unstructured":"O. S. Hofmann , D. E. Porter , C. J. Rossbach , H. E. Ramadan , and E. Witchel . Solving difficult HTM problems without difficult hardware . In TRANSACT '07: 2nd Workshop on Transactional Computing , August 2007 . O. S. Hofmann, D. E. Porter, C. J. Rossbach, H. E. Ramadan, and E. Witchel. Solving difficult HTM problems without difficult hardware. In TRANSACT '07: 2nd Workshop on Transactional Computing, August 2007."},{"key":"e_1_3_2_1_12_1","volume-title":"July","author":"IBM Corporation","year":"2010","unstructured":"IBM Corporation . Power Instruction Set Architecture v.2.06B , July 2010 . IBM Corporation. Power Instruction Set Architecture v.2.06B, July 2010."},{"key":"e_1_3_2_1_13_1","volume-title":"Intel IA-64 Architecture Software Developers Manua l","author":"Intel Corporation","year":"2000","unstructured":"Intel Corporation . Intel IA-64 Architecture Software Developers Manua l , Volume 2: IA-64 System Architecture , Revision 1.1, July 2000 . Intel Corporation. Intel IA-64 Architecture Software Developers Manua l, Volume 2: IA-64 System Architecture, Revision 1.1, July 2000."},{"key":"e_1_3_2_1_14_1","volume-title":"August","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Intel 64 and IA-32 Architectures Software Developer's Manual , August 2012 . Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, August 2012."},{"key":"e_1_3_2_1_15_1","volume-title":"Intel Architecture Instruction Set Extensions Programming Reference","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Intel Architecture Instruction Set Extensions Programming Reference : Chapter 8: Intel Transactional Synchronization Extensions, Feb. 2012 . Intel Corporation. Intel Architecture Instruction Set Extensions Programming Reference: Chapter 8: Intel Transactional Synchronization Extensions, Feb. 2012."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.18"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.9"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378595"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806627"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250684"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931895"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993520"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254814"},{"key":"e_1_3_2_1_29_1","volume-title":"SPARC Architecture Manual V9)","author":"Weaver D. L.","year":"1994","unstructured":"D. L. Weaver and T. Germond , editors . SPARC Architecture Manual V9) . PTR Prentice Hall , 1994 . D. L. Weaver and T. Germond, editors. SPARC Architecture Manual V9). PTR Prentice Hall, 1994."},{"key":"e_1_3_2_1_30_1","volume-title":"Proc. of the First Workshop on Languages, Compilers, and Hardware Support for Transactional Computing.","author":"Zilles C.","year":"2006","unstructured":"C. Zilles and L. Baugh . Extending hardware transactional memory to support nonbusy waiting and nontransactional actions . In Proc. of the First Workshop on Languages, Compilers, and Hardware Support for Transactional Computing. June 2006 . C. Zilles and L. Baugh. Extending hardware transactional memory to support nonbusy waiting and nontransactional actions. In Proc. of the First Workshop on Languages, Compilers, and Hardware Support for Transactional Computing. June 2006."}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485942","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485942"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":29,"alternative-id":["10.1145\/2485922.2485942","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485942","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485942","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}