{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:07Z","timestamp":1772164027273,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100007065","name":"Nvidia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","award":["24894"],"award-info":[{"award-number":["24894"]}],"id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003030","name":"Ag\u00e8ncia de Gesti\u00f3 d'Ajuts Universitaris i de Recerca","doi-asserted-by":"publisher","award":["BE-DGR 2010"],"award-info":[{"award-number":["BE-DGR 2010"]}],"id":[{"id":"10.13039\/501100003030","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000090","name":"Mountain Equipment Co-op","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000090","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100005595","name":"University of California","doi-asserted-by":"publisher","award":["DIG07-10227"],"award-info":[{"award-number":["DIG07-10227"]}],"id":[{"id":"10.13039\/100005595","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004356","name":"Nokia","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004356","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","award":["24263"],"award-info":[{"award-number":["24263"]}],"id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004682","name":"Oracle","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004682","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003329","name":"Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TIN2012-34557"],"award-info":[{"award-number":["TIN2012-34557"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"name":"MEC\/Fulbright Fellowship"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485949","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"308-319","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":72,"title":["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness"],"prefix":"10.1145","author":[{"given":"Henry","family":"Cook","sequence":"first","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moreto","sequence":"additional","affiliation":[{"name":"University of California, Berkeley and Universitat Politecnica de Catalunya, Jordi Girona, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sarah","family":"Bird","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khanh","family":"Dao","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David A.","family":"Patterson","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[{"name":"University of California, Berkeley"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Apple Inc. iOS App Programming Guide. http:\/\/developer.apple.com\/library\/ios\/DOCUMENTATION\/iPhone\/Conceptual\/iPhoneOSProgrammingGuide\/iPhoneAppProgrammingGuide.pdf.  Apple Inc. iOS App Programming Guide. http:\/\/developer.apple.com\/library\/ios\/DOCUMENTATION\/iPhone\/Conceptual\/iPhoneOSProgrammingGuide\/iPhoneAppProgrammingGuide.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01722-3","volume-title":"The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture","author":"Barroso L. A.","year":"2009","unstructured":"L. A. Barroso and U. H\u00f6lzle . The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture . Morgan & Claypool Publishers , 2009 . L. A. Barroso and U. H\u00f6lzle. The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers, 2009."},{"key":"e_1_3_2_1_5_1","volume-title":"University of California","author":"Bird S.","year":"2013","unstructured":"S. Bird , B. Smith , K. Asanovi\u0107 , and D. A. Patterson . PACORA: Dynamically Optimizing Resource Allocations for Interactive Applications. Technical report , University of California , Berkeley , April 2013 . S. Bird, B. Smith, K. Asanovi\u0107, and D. A. Patterson. PACORA: Dynamically Optimizing Resource Allocations for Interactive Applications. Technical report, University of California, Berkeley, April 2013."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.31"},{"key":"e_1_3_2_1_10_1","volume-title":"HotPar","author":"Chong J.","year":"2010","unstructured":"J. Chong , G. Friedland , A. Janin , N. Morgan , and C. Oei . Opportunities and challenges of parallelizing speech recognition . In HotPar , 2010 . J. Chong, G. Friedland, A. Janin, N. Morgan, and C. Oei. Opportunities and challenges of parallelizing speech recognition. In HotPar, 2010."},{"key":"e_1_3_2_1_11_1","first-page":"269","volume-title":"Ottawa Linux Symposium","author":"Eranian S.","year":"2006","unstructured":"S. Eranian . Perfmon2 : a flexible performance monitoring interface for linux . In Ottawa Linux Symposium , pages 269 -- 288 , 2006 . S. Eranian. Perfmon2: a flexible performance monitoring interface for linux. In Ottawa Linux Symposium, pages 269--288, 2006."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209272"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1646353.1646371"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039239.2039249"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.6"},{"key":"e_1_3_2_1_17_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2012","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture - A Quantitative Approach (5. ed.) . Morgan Kaufmann , 2012 . J. L. Hennessy and D. A. Patterson. Computer Architecture - A Quantitative Approach (5. ed.). Morgan Kaufmann, 2012."},{"key":"e_1_3_2_1_18_1","volume-title":"June","author":"Intel Corp.","year":"2011","unstructured":"Intel Corp. Intel 64 and ia-32 architectures optimization reference manual , June 2011 . Intel Corp. Intel 64 and ia-32 architectures optimization reference manual, June 2011."},{"key":"e_1_3_2_1_19_1","volume-title":"March","author":"Intel Corp.","year":"2012","unstructured":"Intel Corp. Intel 64 and ia-32 architectures software developer's manual , March 2012 . Intel Corp. Intel 64 and ia-32 architectures software developer's manual, March 2012."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1269899.1254886"},{"key":"e_1_3_2_1_21_1","volume-title":"VSSAD","author":"Jaleel A.","year":"2007","unstructured":"A. Jaleel . Memory characterization of workloads using instrumentation-driven simulation -- a pin-based memory characterization of the spec cpu2000 and spec cpu2006 benchmark suites. Technical report , VSSAD , Intel Corporation , 2007 . A. Jaleel. Memory characterization of workloads using instrumentation-driven simulation -- a pin-based memory characterization of the spec cpu2000 and spec cpu2006 benchmark suites. Technical report, VSSAD, Intel Corporation, 2007."},{"key":"e_1_3_2_1_22_1","volume-title":"Stencil probe","author":"Kamil S.","year":"2012","unstructured":"S. Kamil . Stencil probe , 2012 . http:\/\/www.cs.berkeley.edu\/~skamil\/projects\/stencilprobe\/. S. Kamil. Stencil probe, 2012. http:\/\/www.cs.berkeley.edu\/~skamil\/projects\/stencilprobe\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"e_1_3_2_1_24_1","first-page":"367","volume-title":"HPCA","author":"Lin J.","year":"2008","unstructured":"J. Lin , Q. Lu , X. Ding , Z. Zhang , X. Zhang , and P. Sadayappan . Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems . In HPCA , pages 367 -- 378 , feb. 2008 . J. Lin, Q. Lu, X. Ding, Z. Zhang, X. Zhang, and P. Sadayappan. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA, pages 367--378, feb. 2008."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442535"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531806"},{"key":"e_1_3_2_1_27_1","unstructured":"Perfmon2 webpage. perfmon2.sourceforge.net\/.  Perfmon2 webpage. perfmon2.sourceforge.net\/."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250713"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000073"},{"key":"e_1_3_2_1_31_1","volume-title":"Velocity","author":"Schurman E.","year":"2009","unstructured":"E. Schurman and J. Brutlag . The user and business impact of server delays, additional bytes, and http chunking in web search . In Velocity , 2009 . E. Schurman and J. Brutlag. The user and business impact of server delays, additional bytes, and http chunking in web search. In Velocity, 2009."},{"key":"e_1_3_2_1_32_1","volume-title":"Performance Evaluation Corporation. SPEC CPU 2006 benchmark suite. http:\/\/www.spec.org.","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU 2006 benchmark suite. http:\/\/www.spec.org. Standard Performance Evaluation Corporation. SPEC CPU 2006 benchmark suite. http:\/\/www.spec.org."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_3_2_1_34_1","volume-title":"WIOSCA","author":"Tam D.","year":"2007","unstructured":"D. Tam , R. Azimi , L. Soares , and M. Stumm . Managing shared l2 caches on multicore systems in software . In WIOSCA , 2007 . D. Tam, R. Azimi, L. Soares, and M. Stumm. Managing shared l2 caches on multicore systems in software. In WIOSCA, 2007."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508259"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000099"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762710"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_20"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693482"}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485949","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":37,"alternative-id":["10.1145\/2485922.2485949","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485949","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485949","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}