{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T20:29:01Z","timestamp":1792787341384,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"IDEC"},{"DOI":"10.13039\/501100004085","name":"Ministry of Education, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004085","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean IT R&D program","award":["MKE\/KEIT KI001810041244"],"award-info":[{"award-number":["MKE\/KEIT KI001810041244"]}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485955","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"380-391","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":83,"title":["Reducing memory access latency with asymmetric DRAM bank organizations"],"prefix":"10.1145","author":[{"given":"Young Hoon","family":"Son","sequence":"first","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"O.","family":"Seongil","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhwan","family":"Ro","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae W.","family":"Lee","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University, Suwon, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"The SAP HANA Database \" http:\/\/www.sap.com.  \"The SAP HANA Database \" http:\/\/www.sap.com."},{"key":"e_1_3_2_1_2_1","unstructured":"\"Virtual Channel DRAM. Elpida Memory Inc.\" http:\/\/www.elpida.com\/en\/products\/eol\/vcdram.html.  \"Virtual Channel DRAM. Elpida Memory Inc.\" http:\/\/www.elpida.com\/en\/products\/eol\/vcdram.html."},{"key":"e_1_3_2_1_3_1","volume-title":"A Coverage-Centric Threaded Sequence Assembler,\" PLoS ONE","author":"Ahn J."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133386"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746414"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346190"},{"key":"e_1_3_2_1_13_1","unstructured":"P. N. Glaskowsky \"MoSys Explains 1T-SRAM Technology \" Microprocessor Report Sep. 1999.  P. N. Glaskowsky \"MoSys Explains 1T-SRAM Technology \" Microprocessor Report Sep. 1999."},{"key":"e_1_3_2_1_14_1","volume-title":"Feb","author":"Hashimoto M.","year":"1997"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"e_1_3_2_1_16_1","volume-title":"Disk","author":"Jacob B.","year":"2007"},{"key":"e_1_3_2_1_17_1","volume-title":"Advanced Semiconductor Manufacturing Conference","author":"James D.","year":"2010"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_20_1","volume-title":"DRAM Circuit Design","author":"Keeth B.","year":"2008","edition":"2"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_22_1","volume-title":"Feb","author":"Kim J.-S.","year":"2011"},{"key":"e_1_3_2_1_23_1","volume-title":"Jun","author":"Kim Y.","year":"2012"},{"key":"e_1_3_2_1_24_1","volume-title":"dissertation","author":"Kozyrakis C.","year":"2002"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2001.970573"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155662"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"e_1_3_2_1_31_1","volume-title":"Feb","author":"Madan N.","year":"2009"},{"key":"e_1_3_2_1_33_1","volume-title":"LPDDR2 SDRAM Datasheet","author":"Micron Technology Inc.","year":"2010"},{"key":"e_1_3_2_1_34_1","unstructured":"Micron Technology Inc. RLDRAM3 Datasheet 2011.  Micron Technology Inc. RLDRAM3 Datasheet 2011."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_37_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Patterson D. A.","year":"2012","edition":"5"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski \"Hybrid Memory Cube \" in Hot Chips Aug 2011.  J. T. Pawlowski \"Hybrid Memory Cube \" in Hot Chips Aug 2011.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_41_1","volume-title":"DDR3 SDRAM Datasheet","year":"2012"},{"key":"e_1_3_2_1_42_1","volume-title":"Fast Cycle RAM (FCRAM)","author":"Sato Y.","year":"1998"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000115"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237205"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_52_1","volume-title":"Jun","author":"Yanagawa Y.","year":"2011"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337163"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485955","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485955"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":57,"alternative-id":["10.1145\/2485922.2485955","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485955","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485955","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}