{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:11Z","timestamp":1772164031831,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CNS-1012070, CCF-0811352"],"award-info":[{"award-number":["CNS-1012070, CCF-0811352"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-1012070, CCF-0811352"],"award-info":[{"award-number":["CNS-1012070, CCF-0811352"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485959","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"428-439","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":24,"title":["Bit mapping for balanced PCM cell programming"],"prefix":"10.1145","author":[{"given":"Yu","family":"Du","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Miao","family":"Zhou","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Bruce R.","family":"Childers","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Daniel","family":"Moss\u00e9","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"e_1_3_2_1_3_1","volume-title":"Solid-State Circuits Conference (ISSCC)","author":"Choi Y.","year":"2012","unstructured":"Y. Choi A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth,\" in Int'l Solid-State Circuits Conference (ISSCC) , Feb. 2012 . Y. Choi et al., \"A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth,\" in Int'l Solid-State Circuits Conference (ISSCC), Feb. 2012."},{"key":"e_1_3_2_1_4_1","unstructured":"T. J. Dell. \"A white paper on the benefits of chipkill-correct ECC for PC server main memory.\" 1997 IBM Microelectronics Division.  T. J. Dell. \"A white paper on the benefits of chipkill-correct ECC for PC server main memory.\" 1997 IBM Microelectronics Division."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958221"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_12_1","volume-title":"Nonvolatile memory device and related methods of operation","author":"Kim D. E.","year":"2011","unstructured":"D. E. Kim , C. K. Kwak , and K. J. Lee , \" Nonvolatile memory device and related methods of operation ,\" 2011 , U. S. Patent 7,876,609 B2. D. E. Kim, C. K. Kwak, and K. J. Lee, \"Nonvolatile memory device and related methods of operation,\" 2011, U. S. Patent 7,876,609 B2."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_14_1","volume-title":"Solid-State Circuits Conference (ISSCC)","author":"Lee K.-J.","year":"2007","unstructured":"K.-J. Lee A 90nm 1.8V 512Mb diode-switch PRAM with 266MB\/s read throughput,\" in Int'l Solid-State Circuits Conference (ISSCC) , Feb. 2007 . K.-J. Lee et al., \"A 90nm 1.8V 512Mb diode-switch PRAM with 266MB\/s read throughput,\" in Int'l Solid-State Circuits Conference (ISSCC), Feb. 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304601"},{"key":"e_1_3_2_1_17_1","unstructured":"B. Predictors and S. McFarling \"Combining branch predictors \" 1993.  B. Predictors and S. McFarling \"Combining branch predictors \" 1993."},{"key":"e_1_3_2_1_18_1","volume-title":"Jan.","author":"Qureshi M.","year":"2010","unstructured":"M. Qureshi , M. Franceschini , and L. Lastras-Montano , \" Improving read performance of phase change memories via write cancellation and write pausing,\" in Proc. of the 16th Int'l Symp. on High Performance Computer Architecture (HPCA) , Jan. 2010 . M. Qureshi, M. Franceschini, and L. Lastras-Montano, \"Improving read performance of phase change memories via write cancellation and write pausing,\" in Proc. of the 16th Int'l Symp. on High Performance Computer Architecture (HPCA), Jan. 2010."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816014"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143403"},{"key":"e_1_3_2_1_26_1","volume-title":"Solid-State Circuits Conference (ISSCC)","author":"Villa C.","year":"2010","unstructured":"C. Villa A 45nm 1Gb 1.8V phase-change memory,\" in Int'l Solid-State Circuits Conference (ISSCC) , Feb. 2010 . C. Villa et al., \"A 45nm 1Gb 1.8V phase-change memory,\" in Int'l Solid-State Circuits Conference (ISSCC), Feb. 2010."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594290"},{"key":"e_1_3_2_1_29_1","volume-title":"May","author":"Yang B. D.","year":"2007","unstructured":"B. D. Yang , \" A low power phase-change random access memory using a data-comparison write scheme,\" in Proc. of the IEEE Int'l Symp. on Circuits and Systems (ISCAS) , May 2007 . B. D. Yang et al., \"A low power phase-change random access memory using a data-comparison write scheme,\" in Proc. of the IEEE Int'l Symp. on Circuits and Systems (ISCAS), May 2007."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581894"},{"key":"e_1_3_2_1_31_1","volume-title":"Feb.","author":"Yoon D. H.","year":"2011","unstructured":"D. H. Yoon , \" FREE-p: protecting non-volatile memory against both hard and soft errors,\" in Proc. of the 17th Int'l Symp. on High Performance Computer Architecture (HPCA) , Feb. 2011 . D. H. Yoon et al., \"FREE-p: protecting non-volatile memory against both hard and soft errors,\" in Proc. of the 17th Int'l Symp. on High Performance Computer Architecture (HPCA), Feb. 2011."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522326"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485959","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:43Z","timestamp":1750222123000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485959"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":35,"alternative-id":["10.1145\/2485922.2485959","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485959","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485959","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}