{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:28Z","timestamp":1772164048107,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,23]],"date-time":"2013-06-23T00:00:00Z","timestamp":1371945600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Greek national funds"},{"DOI":"10.13039\/501100004895","name":"European Social Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004895","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,23]]},"DOI":"10.1145\/2485922.2485976","type":"proceedings-article","created":{"date-parts":[[2013,6,25]],"date-time":"2013-06-25T15:13:21Z","timestamp":1372173201000},"page":"631-642","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Deconfigurable microprocessor architectures for silicon debug acceleration"],"prefix":"10.1145","author":[{"given":"Nikos","family":"Foutris","sequence":"first","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[{"name":"University of Athens, Greece"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Intel Labs Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,6,23]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_2_1","volume-title":"Test in Europe Conference (DATE)","author":"Adir A.","year":"2011","unstructured":"A. Adir , S. Copty , S. Landa , A. Nahir , G. Shurek , A. Ziv , C. Meissner , J. Schumann , \" A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation\", Design, Automation, and Test in Europe Conference (DATE) , 2011 . A. Adir, S. Copty, S. Landa, A. Nahir, G. Shurek, A. Ziv, C. Meissner, J. Schumann, \"A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation\", Design, Automation, and Test in Europe Conference (DATE), 2011."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2007.20"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.8"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009721"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014869"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038390"},{"issue":"3","key":"e_1_3_2_1_10_1","first-page":"128","article-title":"The Road to Production - debugging and Testing the Nehalem Family of Processors","volume":"14","author":"Feltham D.","year":"2010","unstructured":"D. Feltham , T. Callahan , H. Gartler , L. P. Looi , K. Tiruvallur , R. Mauri , C. Looi , C. Fleckenstein , M. S. Clair , B. Spry , \" The Road to Production - debugging and Testing the Nehalem Family of Processors \", Intel Technology Journal , 14 ( 3 ): 128 -- 146 , 2010 . D. Feltham, T. Callahan, H. Gartler, L. P. Looi, K. Tiruvallur, R. Mauri, C. Looi, C. Fleckenstein, M. S. Clair, B. Spry, \"The Road to Production - debugging and Testing the Nehalem Family of Processors\", Intel Technology Journal, 14(3):128--146, 2010.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155666"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"e_1_3_2_1_13_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual Intel Corporation Nov. 2009.  Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual Intel Corporation Nov. 2009."},{"key":"e_1_3_2_1_14_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Intel Corporation Jun.2010.  Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Intel Corporation Jun.2010."},{"key":"e_1_3_2_1_15_1","unstructured":"International Technology Roadmap for Semiconductors 2009.  International Technology Roadmap for Semiconductors 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146915"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.844003"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/648021.746297"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228461"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.53"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630073"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"e_1_3_2_1_23_1","volume-title":"MEDIAN Workshop","author":"Nahir A.","year":"2012","unstructured":"A. Nahir , \"Post-Silicon Validation -- Tackling 4 Billions Risks per Second\" , MEDIAN Workshop , 2012 . A. Nahir, \"Post-Silicon Validation -- Tackling 4 Billions Risks per Second\", MEDIAN Workshop, 2012."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555769"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454124"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.895008"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"key":"e_1_3_2_1_30_1","volume-title":"International Conference on Computer Design (ICCD)","author":"Shivakumar P.","year":"2003","unstructured":"P. Shivakumar , S. Keckler , C. Moore , D. Burger , \"Exploiting microarchitectural redundancy for defect tolerance \", International Conference on Computer Design (ICCD) , 2003 . P. Shivakumar, S. Keckler, C. Moore, D. Burger, \"Exploiting microarchitectural redundancy for defect tolerance\", International Conference on Computer Design (ICCD), 2003."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024855"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397240"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"ISCA'13: The 40th Annual International Symposium on Computer Architecture","location":"Tel-Aviv Israel","acronym":"ISCA'13","sponsor":["IEEE CS","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485976","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485922.2485976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:48:44Z","timestamp":1750222124000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485922.2485976"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,23]]},"references-count":35,"alternative-id":["10.1145\/2485922.2485976","10.1145\/2485922"],"URL":"https:\/\/doi.org\/10.1145\/2485922.2485976","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2508148.2485976","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,23]]},"assertion":[{"value":"2013-06-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}