{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:23:12Z","timestamp":1750306992102,"version":"3.41.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T00:00:00Z","timestamp":1370044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["248972"],"award-info":[{"award-number":["248972"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2013,6]]},"abstract":"<jats:p>Networks-on-chip (NoCs) are key components in many-core chip designs. Dynamic power-awareness is a new challenge present in NoCs that must be efficiently handled by the routing functionality as it introduces irregularities in the commonly used 2-D meshes. In this article, we propose a logic-based routing algorithm, iFDOR, oriented towards dynamic powering down one region within every application partition on the chip through dynamic rerouting, with low implementation costs. Results show that we can successfully shutdown an arbitrary rectangular region within an application partition without significant impact on network performance.<\/jats:p>","DOI":"10.1145\/2485984.2485999","type":"journal-article","created":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T12:27:28Z","timestamp":1372681648000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling power efficiency through dynamic rerouting on-chip"],"prefix":"10.1145","volume":"12","author":[{"given":"Frank Olaf","family":"Sem-Jacobsen","sequence":"first","affiliation":[{"name":"Simula Research Laboratory"}]},{"given":"Samuel","family":"Rodrigo","sequence":"additional","affiliation":[{"name":"Simula Research Laboratory"}]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[{"name":"University of Ferrara"}]},{"given":"Tor","family":"Skeie","sequence":"additional","affiliation":[{"name":"University of Oslo and Simula Research Laboratory"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Ferrara"}]},{"given":"Francisco","family":"Gilabert","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia"}]}],"member":"320","published-online":{"date-parts":[[2013,7,3]]},"reference":[{"volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 67--78","author":"Agarwal N.","key":"e_1_2_2_1_1","unstructured":"Agarwal , N. , Peh , L. , and Jha , N . 2009. In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects . In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 67--78 . Agarwal, N., Peh, L., and Jha, N. 2009. In-network snoop ordering (INSO): Snoopy coherence on unordered interconnects. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 67--78."},{"volume-title":"Proceedings of the East-West Design and Test Conference.","author":"Alaghi A.","key":"e_1_2_2_2_1","unstructured":"Alaghi , A. , Sedghi , M. , Karimi , N. , Fathy , M. , and Navabi , Z . 2008. Reliable NoC Architecture utilizing a robust rerouting algorithm . In Proceedings of the East-West Design and Test Conference. Alaghi, A., Sedghi, M., Karimi, N., Fathy, M., and Navabi, Z. 2008. Reliable NoC Architecture utilizing a robust rerouting algorithm. In Proceedings of the East-West Design and Test Conference."},{"key":"e_1_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1103.01"},{"key":"e_1_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"e_1_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95348"},{"volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing. 693","author":"Boppana R. V.","key":"e_1_2_2_6_1","unstructured":"Boppana , R. V. and Chalasani , S . 1994. Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks . In Proceedings of the ACM\/IEEE Conference on Supercomputing. 693 . Boppana, R. V. and Chalasani, S. 1994. Fault-tolerant routing with non-adaptive wormhole algorithms in mesh networks. In Proceedings of the ACM\/IEEE Conference on Supercomputing. 693."},{"key":"e_1_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.392844"},{"key":"e_1_2_2_8_1","doi-asserted-by":"crossref","unstructured":"Camacho J. Flich J. Duato J. Eberle H. and Olesinski W. 2011. A Power-Efficient Network On-Chip Topology. ACM Press New York.  Camacho J. Flich J. Duato J. Eberle H. and Olesinski W. 2011. A Power-Efficient Network On-Chip Topology. ACM Press New York.","DOI":"10.1145\/1930037.1930044"},{"key":"e_1_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.910868"},{"key":"e_1_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.589238"},{"key":"e_1_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871531"},{"key":"e_1_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/646860.706662"},{"volume-title":"Proceedings of the Conference & Exhibition on Design, Automation and Test in Europe (DATE'09)","author":"Fick D.","key":"e_1_2_2_14_1","unstructured":"Fick , D. , Deorio , A. , Chen , G. , Bertacco , V. , Sylvester , D. , and Blaauw , D . 2009. A highly resilient routing algorithm for fault-tolerant NoCs . In Proceedings of the Conference & Exhibition on Design, Automation and Test in Europe (DATE'09) . IEEE, 21--26. Fick, D., Deorio, A., Chen, G., Bertacco, V., Sylvester, D., and Blaauw, D. 2009. A highly resilient routing algorithm for fault-tolerant NoCs. In Proceedings of the Conference & Exhibition on Design, Automation and Test in Europe (DATE'09). IEEE, 21--26."},{"volume-title":"Proceedings of the IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip.","author":"Ghiribaldi A.","key":"e_1_2_2_15_1","unstructured":"Ghiribaldi , A. , Ludovici , D. , Favalli , M. , and Bertozzi , D . 2011. System-level infrastructure for boot-time testing and configuration of networks-on-chip with programmable routing logic . In Proceedings of the IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip. Ghiribaldi, A., Ludovici, D., Favalli, M., and Bertozzi, D. 2011. System-level infrastructure for boot-time testing and configuration of networks-on-chip with programmable routing logic. In Proceedings of the IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip."},{"key":"e_1_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.25"},{"key":"e_1_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"e_1_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.46"},{"key":"e_1_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645227"},{"volume-title":"Proceedings of the IEEE East-West Design & Test Symposium. 411--416","author":"Honarmand N.","key":"e_1_2_2_20_1","unstructured":"Honarmand , N. , Shahabi , A. , and Navabi , Z . 2007. A heuristic search algorithm for re-routing of on-chip networks in the presence of faulty links and switches . In Proceedings of the IEEE East-West Design & Test Symposium. 411--416 . Honarmand, N., Shahabi, A., and Navabi, Z. 2007. A heuristic search algorithm for re-routing of on-chip networks in the presence of faulty links and switches. In Proceedings of the IEEE East-West Design & Test Symposium. 411--416."},{"key":"e_1_2_2_21_1","unstructured":"Intel. 2010. Real World technologies - Intel's Sandy Bridge microarchitecture.  Intel. 2010. Real World technologies - Intel's Sandy Bridge microarchitecture."},{"key":"e_1_2_2_22_1","volume-title":"Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 91--102","author":"Jha N.","year":"2003","unstructured":"Jha , N. 2003 . Dynamic voltage scaling with links for power optimization of interconnection networks . In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 91--102 . Jha, N. 2003. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture. 91--102."},{"key":"e_1_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999983"},{"key":"e_1_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(97)00093-8"},{"key":"e_1_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.1215"},{"key":"e_1_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2009.01.002"},{"key":"e_1_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250779"},{"key":"e_1_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.176"},{"key":"e_1_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.05.002"},{"key":"e_1_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/356989.356992"},{"key":"e_1_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859640"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 55--60","author":"Matsutani H.","key":"e_1_2_2_32_1","unstructured":"Matsutani , H. , Koibuchi , M. , Amano , H. , and Wang , D . 2008. Run-time power gating of on-chip routers using look-ahead routing . In Proceedings of the Asia and South Pacific Design Automation Conference. 55--60 . Matsutani, H., Koibuchi, M., Amano, H., and Wang, D. 2008. Run-time power gating of on-chip routers using look-ahead routing. In Proceedings of the Asia and South Pacific Design Automation Conference. 55--60."},{"key":"e_1_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.16"},{"key":"e_1_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081128"},{"key":"e_1_2_2_35_1","unstructured":"Nikitovic M. and Brorsson M. 2007. Adaptive shutdown scheduling strategies in chip-multiprocessor platforms for future mobile terminals. CiteSeerX 10.1.1.9.1634.  Nikitovic M. and Brorsson M. 2007. Adaptive shutdown scheduling strategies in chip-multiprocessor platforms for future mobile terminals. CiteSeerX 10.1.1.9.1634."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe.","author":"Nilsson E.","key":"e_1_2_2_36_1","unstructured":"Nilsson , E. , Millberg , M. , \u00d6berg , J. , and Jantsch , A . 2003. Load distribution with the proximity congestion awareness in a network-on-chip . In Proceedings of the Conference on Design, Automation and Test in Europe. Nilsson, E., Millberg, M., \u00d6berg, J., and Jantsch, A. 2003. Load distribution with the proximity congestion awareness in a network-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe."},{"key":"e_1_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1225057"},{"volume-title":"Proceedings of the IEEE Annual Symposium on VLSI. 46--51","author":"Pirretti M.","key":"e_1_2_2_38_1","unstructured":"Pirretti , M. , Link , G. , Brooks , R. , Vijaykrishnan , N. , Kandemir , M. , and Irwin , M . 2004. Fault tolerant algorithms for network-on-chip interconnect . In Proceedings of the IEEE Annual Symposium on VLSI. 46--51 . Pirretti, M., Link, G., Brooks, R., Vijaykrishnan, N., Kandemir, M., and Irwin, M. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Annual Symposium on VLSI. 46--51."},{"key":"e_1_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_101"},{"key":"e_1_2_2_41_1","unstructured":"Rodrigo S. 2010. PhD thesis. Universidad Polit\u00e8cnica de Valencia.  Rodrigo S. 2010. PhD thesis. Universidad Polit\u00e8cnica de Valencia."},{"key":"e_1_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.12"},{"key":"e_1_2_2_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"e_1_2_2_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1930037.1930041"},{"volume-title":"Proceedings of the International Symposium on System-on-Chip.","author":"Skeie T.","key":"e_1_2_2_45_1","unstructured":"Skeie , T. , Sem-Jacobsen , F. O. , Flich , J. , Rodrigo , S. , Bertozzi , D. , and Simone , M . 2009. Flexible DOR routing for virtualization of multicore chips . In Proceedings of the International Symposium on System-on-Chip. Skeie, T., Sem-Jacobsen, F. O., Flich, J., Rodrigo, S., Bertozzi, D., and Simone, M. 2009. Flexible DOR routing for virtualization of multicore chips. In Proceedings of the International Symposium on System-on-Chip."},{"key":"e_1_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03869-3_97"},{"key":"e_1_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/1397757.1397985"},{"key":"e_1_2_2_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2009.1"},{"key":"e_1_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485984.2485999","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2485984.2485999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:48:39Z","timestamp":1750236519000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2485984.2485999"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":49,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["10.1145\/2485984.2485999"],"URL":"https:\/\/doi.org\/10.1145\/2485984.2485999","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2013,6]]},"assertion":[{"value":"2011-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-09-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}