{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:29Z","timestamp":1750306769100,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,7,23]],"date-time":"2013-07-23T00:00:00Z","timestamp":1374537600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,7,23]]},"DOI":"10.1145\/2486159.2486165","type":"proceedings-article","created":{"date-parts":[[2013,7,16]],"date-time":"2013-07-16T18:06:58Z","timestamp":1373998018000},"page":"108-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Between all and nothing - versatile aborts in hardware transactional memory"],"prefix":"10.1145","author":[{"given":"Stephan","family":"Diestelhorst","sequence":"first","affiliation":[{"name":"TU Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Nowack","sequence":"additional","affiliation":[{"name":"TU Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Spear","sequence":"additional","affiliation":[{"name":"Lehigh University, Bethlehem, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christof","family":"Fetzer","sequence":"additional","affiliation":[{"name":"TU Dresden, Dresden, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,7,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Joanna Brewer. IBM Unveils zEnterprise EC12 a Highly Secure System for Cloud Computing and Enterprise Data. http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/38653.wss August 2012.  Joanna Brewer. IBM Unveils zEnterprise EC12 a Highly Secure System for Cloud Computing and Enterprise Data. http:\/\/www-03.ibm.com\/press\/us\/en\/pressrelease\/38653.wss August 2012."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"volume-title":"December","year":"2012","key":"e_1_3_2_1_5_1","unstructured":"IBM(\u00ae). Power ISA(\u2122) Transactional Memory, 2.07 edition , December 2012 . IBM(\u00ae). Power ISA(\u2122) Transactional Memory, 2.07 edition, December 2012."},{"key":"e_1_3_2_1_6_1","volume-title":"February","author":"Intel Corp. Intel(\u00ae) Architecture Instruction Set Extensions Programming Reference","year":"2012","unstructured":"Intel Corp. Intel(\u00ae) Architecture Instruction Set Extensions Programming Reference , 319433-012a edition , February 2012 . Intel Corp. Intel(\u00ae) Architecture Instruction Set Extensions Programming Reference, 319433-012a edition, February 2012."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_8_1","unstructured":"Steve Chen Monica Chen. Intel Releases Updated Haswell CPU Roadmaps to Production Partners Say Sources. http:\/\/www.digitimes.com\/news\/a20130118PD210.html January 2013.  Steve Chen Monica Chen. Intel Releases Updated Haswell CPU Roadmaps to Production Partners Say Sources. http:\/\/www.digitimes.com\/news\/a20130118PD210.html January 2013."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"e_1_3_2_1_10_1","unstructured":"Timothy Prickett Morgan. Some Insight Into Those Future Power7++Processors. http:\/\/www.itjungle.com\/tfh\/tfh070912-story01.html July 2012.  Timothy Prickett Morgan. Some Insight Into Those Future Power7++Processors. http:\/\/www.itjungle.com\/tfh\/tfh070912-story01.html July 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521799"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248414"},{"key":"e_1_3_2_1_14_1","volume-title":"Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing","author":"Zilles Craig","year":"2006","unstructured":"Craig Zilles and Lee Baugh . Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions . In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing , Ottawa, Ont., Canada , June 2006 . Craig Zilles and Lee Baugh. Extending Hardware Transactional Memory to Support Non-Busy Waiting and Non-Transactional Actions. In Proceedings of the 1st ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing, Ottawa, Ont., Canada, June 2006."}],"event":{"name":"SPAA '13: 25th ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Montr\u00e9al Qu\u00e9bec Canada","acronym":"SPAA '13"},"container-title":["Proceedings of the twenty-fifth annual ACM symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2486159.2486165","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2486159.2486165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:53Z","timestamp":1750231733000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2486159.2486165"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,23]]},"references-count":14,"alternative-id":["10.1145\/2486159.2486165","10.1145\/2486159"],"URL":"https:\/\/doi.org\/10.1145\/2486159.2486165","relation":{},"subject":[],"published":{"date-parts":[[2013,7,23]]},"assertion":[{"value":"2013-07-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}