{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:47Z","timestamp":1750306967621,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,24]],"date-time":"2013-06-24T00:00:00Z","timestamp":1372032000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,24]]},"DOI":"10.1145\/2489068.2489078","type":"proceedings-article","created":{"date-parts":[[2013,7,24]],"date-time":"2013-07-24T13:26:51Z","timestamp":1374672411000},"page":"58-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Transparent and energy-efficient speculation on NUMA architectures for embedded MPSoCs"],"prefix":"10.1145","author":[{"given":"Dimitra","family":"Papagiannopoulou","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[{"name":"Swarthmore College, Swarthmore, PA"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"DEIS, University of Bologna, Bologna, Italy"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"DEIS, University of Bologna, Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2013,6,24]]},"reference":[{"volume-title":"IBM releases \"world's most powerful\" 5.5GHz processor. www.bit-tech.net\/news\/hardware\/2012\/08\/29\/ibm-zec12\/1","year":"2012","key":"e_1_3_2_1_1_1","unstructured":"Bit-tech.net. IBM releases \"world's most powerful\" 5.5GHz processor. www.bit-tech.net\/news\/hardware\/2012\/08\/29\/ibm-zec12\/1 , 8 Sept. 2012 . Bit-tech.net. IBM releases \"world's most powerful\" 5.5GHz processor. www.bit-tech.net\/news\/hardware\/2012\/08\/29\/ibm-zec12\/1, 8 Sept. 2012."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2011.6089691"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039380"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_5_1","volume-title":"Transactional Synchronization in Haswell. software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Transactional Synchronization in Haswell. software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell , 8 Sept. 2012 . Intel Corporation. Transactional Synchronization in Haswell. software.intel.com\/en-us\/blogs\/2012\/02\/07\/transactional-synchronization-in-haswell, 8 Sept. 2012."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854177"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.007"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/1354135"},{"key":"e_1_3_2_1_10_1","volume-title":"NVIDIA","author":"IA.","year":"2009","unstructured":"NVID IA. Nvidia's next generation CUDA compute architecture: Fermi. white paper , NVIDIA , 2009 . NVIDIA. Nvidia's next generation CUDA compute architecture: Fermi. white paper, NVIDIA, 2009."},{"key":"e_1_3_2_1_11_1","volume-title":"Plurality","author":"Plurality L.","year":"2010","unstructured":"L. Plurality . Hypercore architecture white paper. Technical report , Plurality , April 2010 . L. Plurality. Hypercore architecture white paper. Technical report, Plurality, April 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"}],"event":{"name":"MES '13: International Workshop on Many-Core Embedded Systems","sponsor":["Univ. Turku University of Turku","KTH (The Royal Institute of Technology), Sweden"],"location":"Tel-Aviv Israel","acronym":"MES '13"},"container-title":["Proceedings of the First International Workshop on Many-core Embedded Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2489068.2489078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2489068.2489078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:39:21Z","timestamp":1750235961000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2489068.2489078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,24]]},"references-count":13,"alternative-id":["10.1145\/2489068.2489078","10.1145\/2489068"],"URL":"https:\/\/doi.org\/10.1145\/2489068.2489078","relation":{},"subject":[],"published":{"date-parts":[[2013,6,24]]},"assertion":[{"value":"2013-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}