{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:55Z","timestamp":1750306795263,"version":"3.41.0"},"reference-count":17,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2013,5,29]]},"abstract":"<jats:p>Performance required by \"Software Defined Radio (SDR)\" poses many challenges in real-time applications because of their high computational complexity. Designing a high performance SDR with a high degree of flexibility becomes an issue of importance. While the fastest programmable DSP processors are unable to meet the speed requirements for SDR, FPGAs also cannot offer the highest possible performance at the lowest silicon cost for a given signal processing function. Moreover, they are not optimized for radio applications because of their LUT based approach. To overcome the limitations of both DSP Processor and FPGAs, Radio Processor, a reconfigurable Processor optimized for Radio applications was conceived.[14],[17]. However, advantages of this Radio Processor cannot be made useful unless there is an integrated development environment to develop SDR. This paper addresses these issues by introducing a new Integrated Development platform for reconfigurable \"Radio Processor\" for implementing SDR.<\/jats:p>","DOI":"10.1145\/2490302.2490308","type":"journal-article","created":{"date-parts":[[2013,6,5]],"date-time":"2013-06-05T12:09:34Z","timestamp":1370434174000},"page":"30-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An integrated development platform of a reconfigurable radio processor for software defined radio"],"prefix":"10.1145","volume":"41","author":[{"given":"Amrita","family":"Saha","sequence":"first","affiliation":[{"name":"Neotia Institute of Technology Management &amp; Science, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pijush","family":"Biswas","sequence":"additional","affiliation":[{"name":"Neotia Institute of Technology Management &amp; Science, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amitabha","family":"Sinha","sequence":"additional","affiliation":[{"name":"Neotia Institute of Technology Management &amp; Science, West Bengal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.80147"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/76.475899"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1321414.1321416"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.761038"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/98.788210"},{"key":"e_1_2_1_6_1","unstructured":"K K. Parhi \"VLSI Digital signal Processing Systems\" A WileyInter science Publication 1999.  K K. Parhi \"VLSI Digital signal Processing Systems\" A WileyInter science Publication 1999."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/795659.795912"},{"volume-title":"International Conference on Acoustics, Speech, and Signal Processing","year":"2001","author":"Bose V","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","unstructured":"Chapin J Lum V and Muir S. \"Experiences Implementing GSM in RDL (The Vanu Radio Description Language\u2122) \" MILCOM 2001 October 2001.  Chapin J Lum V and Muir S. \"Experiences Implementing GSM in RDL (The Vanu Radio Description Language\u2122) \" MILCOM 2001 October 2001."},{"key":"e_1_2_1_10_1","doi-asserted-by":"crossref","unstructured":"R. Singh (Editor) \"Signal Integrity Effects in Custom IC and ASIC Designs\" WileyIEEE Press ISBN: 0471150428 December 2001  R. Singh (Editor) \"Signal Integrity Effects in Custom IC and ASIC Designs\" WileyIEEE Press ISBN: 0471150428 December 2001","DOI":"10.1109\/9780470546413"},{"key":"e_1_2_1_11_1","unstructured":"Chris H. Dick \"Design and Implementation of HighPerformance FPGA Signal Processing. Datapaths for Software Defined Radios\". Xilinx Inc http:\/\/www.xilinx.com  Chris H. Dick \"Design and Implementation of HighPerformance FPGA Signal Processing. Datapaths for Software Defined Radios\". Xilinx Inc http:\/\/www.xilinx.com"},{"key":"e_1_2_1_12_1","unstructured":"Xilinx \"Introduction and overview\" VirtexII Pro Platform FPGAs March 9th 2004.  Xilinx \"Introduction and overview\" VirtexII Pro Platform FPGAs March 9th 2004."},{"key":"e_1_2_1_13_1","unstructured":"\"Buyer's guide to DSP Processors 2004 Edition\": Barkley Design Technology Inc. http:\/\/www.BDTI.com.  \"Buyer's guide to DSP Processors 2004 Edition\": Barkley Design Technology Inc. http:\/\/www.BDTI.com."},{"key":"e_1_2_1_14_1","first-page":"71","volume-title":"Proc. The 3rd Int'l IEEE Northwest Workshop on Circuits and Systems","author":"Pavel Sinha","year":"1922"},{"key":"e_1_2_1_15_1","unstructured":"www.ti.com  www.ti.com"},{"key":"e_1_2_1_16_1","unstructured":"www.analog.com  www.analog.com"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSIT.2008.170"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2490302.2490308","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2490302.2490308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:35Z","timestamp":1750232075000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2490302.2490308"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,5,29]]}},"alternative-id":["10.1145\/2490302.2490308"],"URL":"https:\/\/doi.org\/10.1145\/2490302.2490308","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}