{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:55Z","timestamp":1750306795599,"version":"3.41.0"},"reference-count":11,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T00:00:00Z","timestamp":1369785600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2013,5,29]]},"abstract":"<jats:p>This paper presents a new scalable architecture for Discrete Cosine Transform (DCT). In contrast to the conventional DCT architecture, the proposed architecture reduces the number of constant cosine terms using the matrix transposition and symmetry property. This in turn, considerably reduces the computation time. The architecture is scalable and it can be extended to support any transform length. The architecture was validated on Xilinx Vertex-4 FPGA.<\/jats:p>","DOI":"10.1145\/2490302.2490309","type":"journal-article","created":{"date-parts":[[2013,6,5]],"date-time":"2013-06-05T12:09:34Z","timestamp":1370434174000},"page":"36-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA implementation of a novel DCT architecture reducing constant cosine terms"],"prefix":"10.1145","volume":"41","author":[{"given":"Santanu","family":"Pal","sequence":"first","affiliation":[{"name":"West Bengal University of Technology, Kolkata, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amitabha","family":"Sinha","sequence":"additional","affiliation":[{"name":"West Bengal University of Technology, Kolkata, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pijush","family":"Biswas","sequence":"additional","affiliation":[{"name":"West Bengal University of Technology, Kolkata, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,5,29]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Syed Ali Khayam \"The Discrete Cosine Transform (DCT)\" ECE 802--602: Information Theory and Coding Seminar 1 -- The Discrete Cosine Transform: Theory and Application.  Syed Ali Khayam \"The Discrete Cosine Transform (DCT)\" ECE 802--602: Information Theory and Coding Seminar 1 -- The Discrete Cosine Transform: Theory and Application."},{"key":"e_1_2_1_2_1","unstructured":"S. R. Naqvi. S. S. Naqvi F. Rehman F. Naghman R. Tariq A. Zainab \"Scalable Architecture for Discrete Cosine Transform Computation Engine Based on Array Processors\". International Journal of Engineering & Technology IJET vol: 9 No: 9  S. R. Naqvi. S. S. Naqvi F. Rehman F. Naghman R. Tariq A. Zainab \"Scalable Architecture for Discrete Cosine Transform Computation Engine Based on Array Processors\". International Journal of Engineering & Technology IJET vol: 9 No: 9"},{"volume":"38","journal-title":"J. Appl. Probab.","author":"Davies Robert B.","key":"e_1_2_1_3_1"},{"volume-title":"Proceedings of the International Conference on Information Technology: Coding and Computing (ITCC'04)","year":"2004","author":"Sano Kentaro","key":"e_1_2_1_4_1"},{"volume-title":"IADIS European Conference Data Mining","year":"2008","author":"Hasan Laiq","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","first-page":"0212","volume":"1","author":"Thapliyal Himanshu","year":"2006","journal-title":"\"Low Power Hierarchical Multiplier and Carry Look-Ahead Architecture\""},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0242-2"},{"key":"e_1_2_1_8_1","unstructured":"Yu-Tai Chang Chin-Liang Wang and Ching-Hsien Chang \"A New Systolic Architecture For Fast Dct Computation\". 0-7803-3073-0\/1996 IEEE.  Yu-Tai Chang Chin-Liang Wang and Ching-Hsien Chang \"A New Systolic Architecture For Fast Dct Computation\". 0-7803-3073-0\/1996 IEEE."},{"volume-title":"John P. Hayes, \"Computer Architecture and Organization\"","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.3844\/jcssp.2009.369.373"},{"issue":"1","key":"e_1_2_1_11_1","first-page":"81","volume":"4","author":"Watson Andrew B.","year":"1994","journal-title":"Mathematica Journal"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2490302.2490309","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2490302.2490309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:35Z","timestamp":1750232075000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2490302.2490309"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,29]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,5,29]]}},"alternative-id":["10.1145\/2490302.2490309"],"URL":"https:\/\/doi.org\/10.1145\/2490302.2490309","relation":{},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2013,5,29]]},"assertion":[{"value":"2013-05-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}