{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:12Z","timestamp":1759146792981,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,7]]},"abstract":"<jats:p>This article presents a novel scheme for saving architectural power by mitigating delay degradations in digital circuits due to bias temperature instability (BTI), inspired by the notion of human circadian rhythms. The method works in two alternating phases. In the first, the compute phase, the circuit is awake and active, operating briskly at a greater-than-nominal supply voltage which causes tasks to complete more quickly. In the second, the idle phase, the circuit is power-gated and put to sleep, enabling BTI recovery. Since the wakeful stage works at an elevated supply voltage, it results in greater aging than operation at the nominal supply voltage, but the sleep state involves a recovery that more than compensates for this differential. We demonstrate, both at the circuit and the architectural levels, that at about the same performance, this approach can result in appreciable BTI mitigation, thus reducing the guardbands necessary to protect against aging, which results in power savings over the conventional design.<\/jats:p>","DOI":"10.1145\/2491477.2491482","type":"journal-article","created":{"date-parts":[[2013,7,25]],"date-time":"2013-07-25T19:12:41Z","timestamp":1374779561000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Employing circadian rhythms to enhance power and reliability"],"prefix":"10.1145","volume":"18","author":[{"given":"Saket","family":"Gupta","sequence":"first","affiliation":[{"name":"Broadcom Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Twin Cities"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,7,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331710"},{"key":"e_1_2_1_2_1","unstructured":"ASU. 2008. ASU Nanoscale Integration and Modeling Group. http:\/\/www.ptm.asu.edu.  ASU. 2008. ASU Nanoscale Integration and Modeling Group. http:\/\/www.ptm.asu.edu."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"e_1_2_1_4_1","unstructured":"Berkeley. 2007. Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/&sim;alanmi\/abc\/.  Berkeley. 2007. Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/&sim;alanmi\/abc\/."},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference. IEEE Computer Society Press","author":"Bhardwaj S.","key":"e_1_2_1_5_1","unstructured":"Bhardwaj , S. , Wenping , W. , Vattikonda , R. , Cao , Y. , and Vrudhula , S . 2006. Predictive modeling of the NBTI effect for reliable design . In Proceedings of the Custom Integrated Circuits Conference. IEEE Computer Society Press , Los Alamitos, CA, 189--192. Bhardwaj, S., Wenping, W., Vattikonda, R., Cao, Y., and Vrudhula, S. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the Custom Integrated Circuits Conference. IEEE Computer Society Press, Los Alamitos, CA, 189--192."},{"key":"e_1_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Bhunia S. and Mukhopadhyay S. 2010. Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer New York NY.  Bhunia S. and Mukhopadhyay S. 2010. Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer New York NY.","DOI":"10.1007\/978-1-4419-7418-1"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association","author":"Bild D. R.","key":"e_1_2_1_7_1","unstructured":"Bild , D. R. , Bok , G. E. , and Dick , R. P . 2009. Minimization of NBTI performance degradation using internal node control . In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association , Leuven, Belgium, 148--153. Bild, D. R., Bok, G. E., and Dick, R. P. 2009. Minimization of NBTI performance degradation using internal node control. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, Leuven, Belgium, 148--153."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1870109.1870112"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594244"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0104-y"},{"key":"e_1_2_1_12_1","volume-title":"GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation. In Proceedings of the Asia and South Pacific Design Automation Conference","author":"Gupta S.","year":"2012","unstructured":"Gupta , S. and Sapatnekar , S. S . 2012 . GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation. In Proceedings of the Asia and South Pacific Design Automation Conference . IEEE Press , 271--276. Gupta, S. and Sapatnekar, S. S. 2012. GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 271--276."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996650"},{"volume-title":"Proceedings of the Design, Automation and Test in Europe. European Design and Automation Association","author":"Kahng A. B.","key":"e_1_2_1_15_1","unstructured":"Kahng , A. B. , Bin , L. , Peh , L.-S. , and Samadi , K . 2009. Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration . In Proceedings of the Design, Automation and Test in Europe. European Design and Automation Association , Leuven, Belgium, 423--428. Kahng, A. B., Bin, L., Peh, L.-S., and Samadi, K. 2009. Orion 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the Design, Automation and Test in Europe. European Design and Automation Association, Leuven, Belgium, 423--428."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSL.2003.821550"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233601"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278574"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036628"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association","author":"Li L.","key":"e_1_2_1_22_1","unstructured":"Li , L. , Zhang , Y. , Yang , J. , and Zhao , J . 2010. Proactive NBTI mitigation for busy functional units in out-of-order microprocessors . In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association , Leuven, Belgium, 411--416. Li, L., Zhang, Y., Yang, J., and Zhao, J. 2010. Proactive NBTI mitigation for busy functional units in out-of-order microprocessors. In Proceedings of the Conference on Design, Automation and Test in Europe. European Design and Automation Association, Leuven, Belgium, 411--416."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089009"},{"volume-title":"Proceedings of the Design, Automation Test in Europe. European Design and Automation Association","author":"Mintarno E.","key":"e_1_2_1_24_1","unstructured":"Mintarno , E. , Skaf , J. , Zheng , R. , Velamala , J. , Cao , Y. , Boyd , S. , Dutton , R. , and Mitra , S . 2010. Optimized self-tuning for circuit aging . In Proceedings of the Design, Automation Test in Europe. European Design and Automation Association , Leuven, Belgium, 586--591. Mintarno, E., Skaf, J., Zheng, R., Velamala, J., Cao, Y., Boyd, S., Dutton, R., and Mitra, S. 2010. Optimized self-tuning for circuit aging. In Proceedings of the Design, Automation Test in Europe. European Design and Automation Association, Leuven, Belgium, 586--591."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2135630"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785498"},{"key":"e_1_2_1_28_1","unstructured":"SimplesScalar LLC. 2003. http:\/\/www.simplescalar.com.  SimplesScalar LLC. 2003. http:\/\/www.simplescalar.com."},{"key":"e_1_2_1_29_1","unstructured":"SPEC. 2000. CPU utility programs. http:\/\/www.spec.org\/cpu2000\/Docs\/utility.html.  SPEC. 2000. CPU utility programs. http:\/\/www.spec.org\/cpu2000\/Docs\/utility.html."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.41"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1561\/1500000007"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 492--497","author":"Zhang L.","key":"e_1_2_1_35_1","unstructured":"Zhang , L. and Dick , R. P . 2009. Scheduled voltage scaling for increasing lifetime in the presence of NBTI . In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 492--497 . Zhang, L. and Dick, R. P. 2009. Scheduled voltage scaling for increasing lifetime in the presence of NBTI. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE Press, 492--497."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2491477.2491482","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2491477.2491482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:49Z","timestamp":1750231729000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2491477.2491482"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":35,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["10.1145\/2491477.2491482"],"URL":"https:\/\/doi.org\/10.1145\/2491477.2491482","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,7]]},"assertion":[{"value":"2012-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-07-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}