{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:08Z","timestamp":1772164028698,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,6,20]],"date-time":"2013-06-20T00:00:00Z","timestamp":1371686400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,6,20]]},"DOI":"10.1145\/2491899.2465564","type":"proceedings-article","created":{"date-parts":[[2013,6,11]],"date-time":"2013-06-11T12:03:50Z","timestamp":1370952230000},"page":"101-110","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Compiler directed write-mode selection for high performance low power volatile PCM"],"prefix":"10.1145","author":[{"given":"Qingan","family":"Li","sequence":"first","affiliation":[{"name":"Wuhan University & City University of Hong Kong, Wuhan, China"}]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA, USA"}]},{"given":"Yanxiang","family":"He","sequence":"additional","affiliation":[{"name":"Wuhan University, Wuhan, China"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"City University of Hong Kong, Hong Kong, Hong Kong"}]}],"member":"320","published-online":{"date-parts":[[2013,6,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ait worst-case execution time analyzers","year":"2013","unstructured":"AbsInt. ait worst-case execution time analyzers , 2013 . URL http:\/\/www.absint.com\/ait\/index.htm. AbsInt. ait worst-case execution time analyzers, 2013. URL http:\/\/www.absint.com\/ait\/index.htm."},{"key":"e_1_3_2_1_2_1","volume-title":"phCompilers: principles, techniques, and tools","author":"Aho A. V.","year":"1986","unstructured":"A. V. Aho , R. Sethi , and J. D. Ullman . phCompilers: principles, techniques, and tools . Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA , 1986 . A. V. Aho, R. Sethi, and J. D. Ullman. phCompilers: principles, techniques, and tools. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1986."},{"key":"e_1_3_2_1_3_1","volume-title":"Avr 8-bit and 32-bit microcontroller","year":"2013","unstructured":"Atmel. Avr 8-bit and 32-bit microcontroller , 2013 . URL www.atmel.com\/products\/microcontrollers\/avr\/. Atmel. Avr 8-bit and 32-bit microcontroller, 2013. URL www.atmel.com\/products\/microcontrollers\/avr\/."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_3_2_1_6_1","volume-title":"CC","author":"Balakrishnan G.","year":"2004","unstructured":"G. Balakrishnan and T. Reps . Analyzing memory accesses in x86 executables . In CC , 2004 . G. Balakrishnan and T. Reps. Analyzing memory accesses in x86 executables. In CC, 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"ISSCC","author":"Choi Y.","year":"2012","unstructured":"Y. Choi , I. Song , and M.-H. Park . A 20nm 1.8v 8gb pram with 40mb\/s program bandwidth. In ISSCC , 2012 . Y. Choi, I. Song, and M.-H. Park. A 20nm 1.8v 8gb pram with 40mb\/s program bandwidth. In ISSCC, 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630101"},{"key":"e_1_3_2_1_9_1","volume-title":"MC13224V Technical Data","year":"2012","unstructured":"Freescale. MC13224V Technical Data , 2012 . Freescale. MC13224V Technical Data, 2012."},{"key":"e_1_3_2_1_10_1","volume-title":"FAST","author":"Grupp L. M.","year":"2012","unstructured":"L. M. Grupp , J. D. Davis , and S. Swanson . The bleak future of nand flash memory . In FAST , 2012 . L. M. Grupp, J. D. Davis, and S. Swanson. The bleak future of nand flash memory. In FAST, 2012."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521139"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2016802.2016837"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014871"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/26\/10\/105018"},{"key":"e_1_3_2_1_20_1","volume-title":"e. Lattner. The llvm compiler infrastructure","author":"C.","year":"2012","unstructured":"C. e. Lattner. The llvm compiler infrastructure , 2012 . URL http:\/\/llvm.org\/. C. e. Lattner. The llvm compiler infrastructure, 2012. URL http:\/\/llvm.org\/."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_22_1","first-page":"19","volume-title":"2011 9th IEEE Symposium on","author":"Li J.","year":"2011","unstructured":"J. Li , L. Shi , C. Xue , C. Yang , and Y. Xu . Exploiting set-level write non-uniformity for energy-efficient nvm-based hybrid cache. In phEmbedded Systems for Real-Time Multimedia (ESTIMedia) , 2011 9th IEEE Symposium on , pages 19 -- 28 , 2011 . J. Li, L. Shi, C. Xue, C. Yang, and Y. Xu. Exploiting set-level write non-uniformity for energy-efficient nvm-based hybrid cache. In phEmbedded Systems for Real-Time Multimedia (ESTIMedia), 2011 9th IEEE Symposium on, pages 19--28, 2011."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1321774.1321802"},{"key":"e_1_3_2_1_25_1","volume-title":"EDSSC","author":"Lin J.-T.","year":"2009","unstructured":"J.-T. Lin , Y.-B. Liao , M.-H. Chiang , I.-H. Chiu , C.-L. Lin , W.-C. Hsu , P.-C. Chiang , S.-S. Sheu , Y.-Y. Hsu , W.-H. Liu , K.-L. Su , M.-J. Kao , and M.-J. Tsai . Design optimization in write speed of multi-level cell application for phase change memory . In EDSSC , 2009 . J.-T. Lin, Y.-B. Liao, M.-H. Chiang, I.-H. Chiu, C.-L. Lin, W.-C. Hsu, P.-C. Chiang, S.-S. Sheu, Y.-Y. Hsu, W.-H. Liu, K.-L. Su, M.-J. Kao, and M.-J. Tsai. Design optimization in write speed of multi-level cell application for phase change memory. In EDSSC, 2009."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418933"},{"key":"e_1_3_2_1_29_1","volume-title":"PCM chip","year":"2012","unstructured":"Micro. PCM chip , 2012 . URL http:\/\/www.micron.com\/products\/multichip-packages\/pcm-based-mcp. Micro. PCM chip, 2012. URL http:\/\/www.micron.com\/products\/multichip-packages\/pcm-based-mcp."},{"key":"e_1_3_2_1_30_1","volume-title":"Pic microcontrollers","year":"2013","unstructured":"Microchip. Pic microcontrollers , 2013 . URL www.microchip.com\/pagehandler\/en-us\/products\/picmicrocontrollers. Microchip. Pic microcontrollers, 2013. URL www.microchip.com\/pagehandler\/en-us\/products\/picmicrocontrollers."},{"key":"e_1_3_2_1_31_1","unstructured":"OracleLabs. SunSPOT 2012. URL www.sunspotworld.com\/.  OracleLabs. SunSPOT 2012. URL www.sunspotworld.com\/."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878991"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024730"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815981"},{"key":"e_1_3_2_1_38_1","volume-title":"ISCA","author":"Qureshi M. K.","year":"2012","unstructured":"M. K. Qureshi , M. Franceschini , L. Lastras , and A. Jagmohan . Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times . In ISCA , 2012 . M. K. Qureshi, M. Franceschini, L. Lastras, and A. Jagmohan. Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times. In ISCA, 2012."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"e_1_3_2_1_40_1","volume-title":"CC","author":"Reps T.","year":"2008","unstructured":"T. Reps and G. Balakrishnan . Improved memory-access analysis for x86 executables . In CC , 2008 . T. Reps and G. Balakrishnan. Improved memory-access analysis for x86 executables. In CC, 2008."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1324969.1324973"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485497"}],"event":{"name":"LCTES '13: SIGPLAN\/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems 2013","location":"Seattle Washington USA","acronym":"LCTES '13","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 14th ACM SIGPLAN\/SIGBED conference on Languages, compilers and tools for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2491899.2465564","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2491899.2465564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T03:28:40Z","timestamp":1750217320000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2491899.2465564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,20]]},"references-count":48,"alternative-id":["10.1145\/2491899.2465564","10.1145\/2491899"],"URL":"https:\/\/doi.org\/10.1145\/2491899.2465564","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2499369.2465564","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2013,6,20]]},"assertion":[{"value":"2013-06-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}