{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T07:47:14Z","timestamp":1759132034763,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004084","name":"Korea Science and Engineering Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004084","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002562","name":"Sunchon National University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002562","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Engineering Research Center of Excellence Program","award":["2012-0000470"],"award-info":[{"award-number":["2012-0000470"]}]},{"DOI":"10.13039\/501100003836","name":"IC Design Education Center","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003836","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,10]]},"abstract":"<jats:p>Integrating coarse-grained reconfigurable architectures (CGRAs) into a System-on-a-Chip (SoC) presents many benefits as well as important challenges. One of the challenges is how to customize the architecture for the target applications efficiently and effectively without performing explicit design space exploration. In this article we present a novel methodology for incremental interconnect customization of CGRAs that can suggest a new interconnection architecture which is able to maximize the performance for a given set of application kernels while minimizing the hardware cost. In our methodology, we translate the problem of interconnect customization into that of inexact graph matching, and we devised a heuristic for A* search algorithm to efficiently solve the inexact graph matching problem. Our experimental results demonstrate that our customization method can quickly find application-optimized interconnections that exhibit 80% higher performance on average compared to the base architecture which has mesh interconnections, with little energy and hardware increase in interconnections and muxes.<\/jats:p>","DOI":"10.1145\/2493384","type":"journal-article","created":{"date-parts":[[2013,11,6]],"date-time":"2013-11-06T14:09:19Z","timestamp":1383746959000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Architecture customization of on-chip reconfigurable accelerators"],"prefix":"10.1145","volume":"18","author":[{"given":"Jonghee W.","family":"Yoon","sequence":"first","affiliation":[{"name":"Seoul National University, Korea"}]},{"given":"Jongeun","family":"Lee","sequence":"additional","affiliation":[{"name":"UNIST"}]},{"given":"Sanghyun","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea"}]},{"given":"Yongjoo","family":"Kim","sequence":"additional","affiliation":[{"name":"ETRI, Korea"}]},{"given":"Jinyong","family":"Lee","sequence":"additional","affiliation":[{"name":"Sunchon National University, Korea"}]},{"given":"Yunheung","family":"Paek","sequence":"additional","affiliation":[{"name":"Sunchon National University, Korea"}]},{"given":"Doosan","family":"Cho","sequence":"additional","affiliation":[{"name":"Sunchon National University, Korea"}]}],"member":"320","published-online":{"date-parts":[[2013,10,25]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_2_1_1_1","DOI":"10.1109\/SASP.2008.4570782"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04)","author":"Bansal N.","unstructured":"Bansal , N. , Gupta , S. , Dutt , N. , Nicolau , A. , and Gupta , R . 2004. Network topology exploration of mesh-based coarse-grain reconfigurable architectures . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04) . 474--479. Bansal, N., Gupta, S., Dutt, N., Nicolau, A., and Gupta, R. 2004. Network topology exploration of mesh-based coarse-grain reconfigurable architectures. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'04). 474--479.","key":"e_1_2_1_2_1"},{"volume-title":"Proceedings of the Symposium on Graph Drawing. 87--101","author":"Battista G. D.","unstructured":"Battista , G. D. , Patrignani , M. , and Vargiu , F . 1998. A split & push approach to 3D orthogonal drawing . In Proceedings of the Symposium on Graph Drawing. 87--101 . Battista, G. D., Patrignani, M., and Vargiu, F. 1998. A split & push approach to 3D orthogonal drawing. In Proceedings of the Symposium on Graph Drawing. 87--101.","key":"e_1_2_1_3_1"},{"volume-title":"Proceedings of the 3rd International Conference on Reconfigurable Computing: Architectures, Tools and Applications (ARC'07)","author":"Bouwens F.","unstructured":"Bouwens , F. , Berekovic , M. , Kanstein , A. , and Gaydadjiev , G . 2007. Architectural exploration of the adres coarse-grained reconfigurable array . In Proceedings of the 3rd International Conference on Reconfigurable Computing: Architectures, Tools and Applications (ARC'07) . Springer, 1--13. Bouwens, F., Berekovic, M., Kanstein, A., and Gaydadjiev, G. 2007. Architectural exploration of the adres coarse-grained reconfigurable array. In Proceedings of the 3rd International Conference on Reconfigurable Computing: Architectures, Tools and Applications (ARC'07). Springer, 1--13.","key":"e_1_2_1_4_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_5_1","DOI":"10.1145\/996566.996679"},{"doi-asserted-by":"publisher","key":"e_1_2_1_6_1","DOI":"10.1016\/0167-8655(83)90033-8"},{"doi-asserted-by":"crossref","unstructured":"Gajski D. Dutt N. Wu A. and Lin S. 1993. High Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers.   Gajski D. Dutt N. Wu A. and Lin S. 1993. High Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers.","key":"e_1_2_1_7_1","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"e_1_2_1_8_1","first-page":"375","article-title":"A formal basis for the heuristic determination of minimum cost paths","volume":"1","author":"Hart P. E.","year":"1991","unstructured":"Hart , P. E. , Nilsson , N. J. , and Raphael , B. 1991 . A formal basis for the heuristic determination of minimum cost paths . In Autonomous Mobile Robots: Perception, Mapping, and Navigation , Vol. 1 , 375 -- 382 . Hart, P. E., Nilsson, N. J., and Raphael, B. 1991. A formal basis for the heuristic determination of minimum cost paths. In Autonomous Mobile Robots: Perception, Mapping, and Navigation, Vol. 1, 375--382.","journal-title":"Autonomous Mobile Robots: Perception, Mapping, and Navigation"},{"doi-asserted-by":"publisher","key":"e_1_2_1_9_1","DOI":"10.5555\/367072.367839"},{"volume-title":"Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation (PATMOS'00)","author":"Hartenstein R. W.","unstructured":"Hartenstein , R. W. , Hoffmann , T. , and Nadeldinger , U . 2000. Design-space exploration of low power coarse grained reconfigurable datapath array architectures . In Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation (PATMOS'00) . Springer, 118--128. Hartenstein, R. W., Hoffmann, T., and Nadeldinger, U. 2000. Design-space exploration of low power coarse grained reconfigurable datapath array architectures. In Proceedings of the 10th International Workshop on Integrated Circuit Design, Power and Timing Modeling, Optimization and Simulation (PATMOS'00). Springer, 118--128.","key":"e_1_2_1_10_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_11_1","DOI":"10.1145\/309847.309896"},{"doi-asserted-by":"publisher","key":"e_1_2_1_12_1","DOI":"10.1145\/993396.993403"},{"doi-asserted-by":"publisher","key":"e_1_2_1_13_1","DOI":"10.1109\/TVLSI.2008.2002685"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems.","author":"Khawam S.","unstructured":"Khawam , S. , Arslan , T. , and Westall , F . 2003. Embedded reconfigurable array targeting motion estimation applications . In Proceedings of the IEEE International Symposium on Circuits and Systems. Khawam, S., Arslan, T., and Westall, F. 2003. Embedded reconfigurable array targeting motion estimation applications. In Proceedings of the IEEE International Symposium on Circuits and Systems.","key":"e_1_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_15_1","DOI":"10.1109\/DATE.2005.260"},{"doi-asserted-by":"publisher","key":"e_1_2_1_16_1","DOI":"10.1109\/TVLSI.2008.2002993"},{"doi-asserted-by":"publisher","key":"e_1_2_1_17_1","DOI":"10.1109\/FCCM.2005.18"},{"doi-asserted-by":"publisher","key":"e_1_2_1_18_1","DOI":"10.1145\/1455229.1455240"},{"doi-asserted-by":"publisher","key":"e_1_2_1_19_1","DOI":"10.1109\/MDT.2005.27"},{"volume-title":"Proceedings of the International Conference on Field Programmable Technology.","author":"Mei B.","unstructured":"Mei , B. , Vernalde , S. , Verkest , D. , Man , H. , and Lauwereins , R . 2002. Dresc: A retargetable compiler for coarse-grained reconfigurable architectures . In Proceedings of the International Conference on Field Programmable Technology. Mei, B., Vernalde, S., Verkest, D., Man, H., and Lauwereins, R. 2002. Dresc: A retargetable compiler for coarse-grained reconfigurable architectures. In Proceedings of the International Conference on Field Programmable Technology.","key":"e_1_2_1_20_1"},{"unstructured":"Nvidia. 2010. The benefits of multiple CPU cores in mobile devices. NVIDIA white paper.  Nvidia. 2010. The benefits of multiple CPU cores in mobile devices. NVIDIA white paper.","key":"e_1_2_1_21_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_22_1","DOI":"10.1109\/TVLSI.2006.878263"},{"volume-title":"Proceedings of the Conference on Application-Specific Systems, Architectures and Processors (ASAP'07)","author":"Palermo G.","unstructured":"Palermo , G. , Mariani , G. , Silvano , C. , Locatelli , R. , and Coppola , M . 2007. Mapping and topology customization approaches for application-specific stnoc designs . In Proceedings of the Conference on Application-Specific Systems, Architectures and Processors (ASAP'07) . IEEE, 61--68. Palermo, G., Mariani, G., Silvano, C., Locatelli, R., and Coppola, M. 2007. Mapping and topology customization approaches for application-specific stnoc designs. In Proceedings of the Conference on Application-Specific Systems, Architectures and Processors (ASAP'07). IEEE, 61--68.","key":"e_1_2_1_23_1"},{"doi-asserted-by":"publisher","key":"e_1_2_1_24_1","DOI":"10.1145\/1454115.1454140"},{"doi-asserted-by":"publisher","key":"e_1_2_1_27_1","DOI":"10.1145\/513918.514051"},{"doi-asserted-by":"publisher","key":"e_1_2_1_28_1","DOI":"10.1145\/1117201.1117231"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08)","author":"Yoon J. W.","unstructured":"Yoon , J. W. , Shrivastava , A. , Park , S. , Ahn , M. , Jeyapaul , R. , and Paek , Y . 2008. Spkm: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08) . IEEE, 776--782. Yoon, J. W., Shrivastava, A., Park, S., Ahn, M., Jeyapaul, R., and Paek, Y. 2008. Spkm: a novel graph drawing based algorithm for application mapping onto coarse-grained reconfigurable architectures. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC'08). IEEE, 776--782.","key":"e_1_2_1_29_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2493384","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2493384","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:33Z","timestamp":1750231713000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2493384"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["10.1145\/2493384"],"URL":"https:\/\/doi.org\/10.1145\/2493384","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,10]]},"assertion":[{"value":"2011-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2012-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}