{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:22:20Z","timestamp":1750306940735,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2014,3,10]],"date-time":"2014-03-10T00:00:00Z","timestamp":1394409600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Senter"},{"DOI":"10.13039\/501100004963","name":"Seventh Framework Programme","doi-asserted-by":"publisher","award":["287611"],"award-info":[{"award-number":["287611"]}],"id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100019139","name":"Life Sciences","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100019139","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003246","name":"Nederlandse Organisatie voor Wetenschappelijk Onderzoek","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003246","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2014,12,5]]},"abstract":"<jats:p>\n            This article presents a new family of scalable arithmetic units (ScAUs) targeting resource-constrained, embedded devices. We, first, study the performance, power, area and scalability properties of general adders. Next, suitable error-detection schemes for low-power embedded systems are discussed. As a result, our ScAUs are enhanced with a suitable error-detection scheme, resulting in a Parity-Checked ScAU (PCScAU) design. The PCScAU strikes a flexible trade-off between space and time redundancy, offering dependability similar to high-end techniques for the area and power cost of low-end approaches. An alternative design, the Precision-Scalable Arithmetic Unit (PScAU) maintains throughput with degraded precision in case of hardware failures. The PScAU is targeting dependable applications where latency rather than numerical accuracy is more important. The PScAU's downscaled mode is also interesting for runtime thermal management due to its advantageous power consumption. We implemented and synthesized the PCScAU, PScAU and a few important reference designs (double-, triple- and quadruple-modular-redundancy adders with\/without input gating) in 90-\n            <jats:italic>nm<\/jats:italic>\n            UMC technology. Overall, the PC-ScAU ranks first in 9 out of 10 power-delay-area (PDA)-product variants. It exhibits 16% area savings and 12% performance speedup for 7% increase in total power consumption, compared to the cheapest form of conventional hardware replication with the same fault coverage. The PDA product of the PCScAU is, thus, reduced by 21%. It is interesting that, while total power slightly increases, the PCScAU static power in fact decreases by 14%. Therefore, for newer technology nodes where the static power component is significant, the PCScAU can also achieve\u2014next to performance and area -- significant power improvements.\n          <\/jats:p>","DOI":"10.1145\/2499367","type":"journal-article","created":{"date-parts":[[2014,3,18]],"date-time":"2014-03-18T12:09:07Z","timestamp":1395144547000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Towards scalable arithmetic units with graceful degradation"],"prefix":"10.1145","volume":"13","author":[{"given":"Danny P.","family":"Riemens","sequence":"first","affiliation":[{"name":"Netherlands Institute of Neuroscience and Delft University of Technology, Amsterdam, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi N.","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"Chalmers University of Technology and Delft University of Technology, Gothenburg, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris I. de","family":"Zeeuw","sequence":"additional","affiliation":[{"name":"Erasmus Medical Center and Netherlands Institute of Neuroscience, Rotterdam, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos","family":"Strydis","sequence":"additional","affiliation":[{"name":"Erasmus Medical Center and Delft University of Technology, Rotterdam, Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2014,3,10]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313911"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"volume-title":"Proceedings of the Workshop on VLSI Sig. Processing. 91--100","author":"Callaway T. K.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.76"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1463891.1463969"},{"volume-title":"Proceedings of the IEEE VLSI Test Symposium. 157--161","author":"Gorshe S. S.","key":"e_1_2_1_6_1"},{"volume-title":"IEEE International Electron Devices Meeting (IEDM'03)","author":"Hazucha P.","key":"e_1_2_1_7_1"},{"volume-title":"Computer Architecture: A Quantitative Approach Morgan Kaufmann Publishers Inc.","year":"2012","author":"Hennessy J. L.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263538"},{"volume-title":"International Technology Roadmap for Semiconductors. www.itrs.net\/Links\/2011ITRS\/Home","year":"2011","author":"ITRS.","key":"e_1_2_1_10_1"},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'01)","author":"Iyer A.","key":"e_1_2_1_11_1"},{"volume-title":"Computer Architecture Techniques for Power-Efficiency","author":"Kaxiras S.","key":"e_1_2_1_12_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01721-6"},{"key":"e_1_2_1_13_1","first-page":"14","article-title":"A fault tolerant adder based on alternative computation","volume":"3","author":"Khedhiri C.","year":"2012","journal-title":"Int. J. Design, Analysis Tools Integrated Circuits Systems"},{"volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06)","author":"Kumar S.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/11574859_3"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/11574859_4"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.145.0563"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e88-a.11.3230"},{"volume-title":"Proceedings of the 48th Midwest Symposium on Circuits and Systems. 51--54","year":"2005","author":"Lin Ting-Wei","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.125100"},{"volume-title":"Which concurrent error detection scheme to choose&quest","author":"Mitra S.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240584"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.539001"},{"volume-title":"Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS'09)","author":"Namazi A.","key":"e_1_2_1_25_1"},{"volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","year":"2000","author":"Parhami B.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.56"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5194\/ars-6-113-2008"},{"volume-title":"Proceedings of the NASA\/ESA Conference on Adaptive Hardware and Systems. 59--65","author":"Purohit S.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","doi-asserted-by":"crossref","unstructured":"J. M. Rabaey and M. Pedram. 1996. Low Power Design Methodologies. Kluwer Academic Publishers.  J. M. Rabaey and M. Pedram. 1996. Low Power Design Methodologies. Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4615-2307-9"},{"volume-title":"Proceedings of the International Conference on Embedded Computer Systems. 104--112","author":"Seepers R. M.","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.612178"},{"volume-title":"Bearnson","year":"1968","author":"Sellers Frederick F.","key":"e_1_2_1_33_1"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019082"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.856487"},{"volume-title":"Proceedings of the 17th Annual Workshop on Circuits, Systems and Signal Processing. 350--355","year":"2006","author":"Strydis Christos","key":"e_1_2_1_37_1"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.728924"},{"volume-title":"Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. 250--256","author":"Townsend W. J.","key":"e_1_2_1_39_1"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.71"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2499367","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2499367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:50Z","timestamp":1750235750000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2499367"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,10]]},"references-count":39,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2014,12,5]]}},"alternative-id":["10.1145\/2499367"],"URL":"https:\/\/doi.org\/10.1145\/2499367","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2014,3,10]]},"assertion":[{"value":"2013-02-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}