{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:53:17Z","timestamp":1775454797294,"version":"3.50.1"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSERC of Canada and Altera Corporation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2013,7]]},"abstract":"<jats:p>We present an analytical model relating FPGA architectural parameters to the routability of the FPGA. The inputs to the model include the channel width and the connection and the switch block flexibilities. The output is an estimate of the proportion of nets in a large circuit that can be expected to be successfully routed on the FPGA. We assume that the circuit is routed to the FPGA using a single-step combined global\/detailed router. We show that the model correctly predicts routability trends. We also present an example application to demonstrate that this model may be a valuable tool for FPGA architects. When combined with the earlier works on analytical modeling, our model can be used to quickly predict the routability without going through any stage of an expensive CAD flow. We envisage that this model will benefit FPGA architecture designers and vendors to quickly evaluate FPGA routing fabrics.<\/jats:p>","DOI":"10.1145\/2499625.2499627","type":"journal-article","created":{"date-parts":[[2013,7,30]],"date-time":"2013-07-30T13:35:22Z","timestamp":1375191322000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Towards development of an analytical model relating FPGA architecture parameters to routability"],"prefix":"10.1145","volume":"6","author":[{"given":"Joydip","family":"Das","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,8,2]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_2_1_2_1","unstructured":"Altera Corp. 2010. Press release: Altera unveils 28-nm stratix v fpga family. (4\/19\/10).  Altera Corp. 2010. Press release: Altera unveils 28-nm stratix v fpga family. (4\/19\/10)."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1986.4335422"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers.   Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.251146"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'94)","author":"Cheng C. E.","year":"1994","unstructured":"Cheng , C. E. 1994 . Risa: Accurate and efficient placement routability modeling . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'94) . 690--695. Cheng, C. E. 1994. Risa: Accurate and efficient placement routability modeling. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'94). 690--695."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"e_1_2_1_8_1","volume-title":"The Combinatorics of Network Reliability","author":"Colbourn C. J.","unstructured":"Colbourn , C. J. 1987. The Combinatorics of Network Reliability . Oxford University Press , New York . Colbourn, C. J. 1987. The Combinatorics of Network Reliability. Oxford University Press, New York."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02061656"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2079339"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09)","author":"Das J.","unstructured":"Das , J. , Wilton , S. , Leong , P. , and Luk , W . 2009. Modeling post-techmapping and post-clustering fpga circuit depth . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09) . 205--211. Das, J., Wilton, S., Leong, P., and Luk, W. 2009. Modeling post-techmapping and post-clustering fpga circuit depth. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09). 205--211."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the International Conference on Field Programmable Technology (FPT'11)","author":"Das J.","unstructured":"Das , J. and Wilton , S. J . 2011a. Accelerated fpga architecture design: Capabilities and limitations of analytical model . In Proceedings of the International Conference on Field Programmable Technology (FPT'11) . Das, J. and Wilton, S. J. 2011a. Accelerated fpga architecture design: Capabilities and limitations of analytical model. In Proceedings of the International Conference on Field Programmable Technology (FPT'11)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950449"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.661219"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084958"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.884595"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344694"},{"key":"e_1_2_1_18_1","volume-title":"Proceedings of the International Conference on Field Programmable Technology (FPT'09)","author":"Hung E.","unstructured":"Hung , E. , Wilton , S. J. E. , Yu , H. , Chau , T. C. P. , and Leong , P. H. W. 2009. An analytical fpga delay path model . In Proceedings of the International Conference on Field Programmable Technology (FPT'09) . Hung, E., Wilton, S. J. E., Yu, H., Chau, T. C. P., and Leong, P. H. W. 2009. An analytical fpga delay path model. In Proceedings of the International Conference on Field Programmable Technology (FPT'09)."},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'01)","author":"Kannan P.","unstructured":"Kannan , P. , Balachandran , S. , and Bhatia , D . 2001. fGREP - Fast generic routing demand estimation for placed fpga circuits . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'01) . 37--47. Kannan, P., Balachandran, S., and Bhatia, D. 2001. fGREP - Fast generic routing demand estimation for placed fpga circuits. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'01). 37--47."},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08)","author":"Lam A.","unstructured":"Lam , A. , Wilton , S. J. E. , Leong , P. , and Luk , W . 2008. An analytical model describing the relationships between logic architecture and fpga density . In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08) . 221--226. Lam, A., Wilton, S. J. E., Leong, P., and Luk, W. 2008. An analytical model describing the relationships between logic architecture and fpga density. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08). 221--226."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267682"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369749"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.32.3.516"},{"key":"e_1_2_1_26_1","unstructured":"Quip. 2013. Altera corp.: Quartus II university interface program (quip) toolkit. http:\/\/www.altera.com\/education\/univ\/research\/quip\/unv-quip.html.  Quip. 2013. Altera corp.: Quartus II university interface program (quip) toolkit. http:\/\/www.altera.com\/education\/univ\/research\/quip\/unv-quip.html."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'99)","author":"Rahman A.","unstructured":"Rahman , A. , Fan , A. , and Reif , R . 1999. Wire-length distribution of three-dimensional integrated circuit . In Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'99) . Rahman, A., Fan, A., and Reif, R. 1999. Wire-length distribution of three-dimensional integrated circuit. In Proceedings of the International Workshop on System Level Interconnect Prediction (SLIP'99)."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.3711"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TR.1987.5222467"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.844347"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'01)","author":"Singh A.","unstructured":"Singh , A. , Parthasarathy , G. , and Marek-Sadowska , M . 2001. Interconnect resource-aware placement for hierarchical fpgas . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'01) . 132--136. Singh, A., Parthasarathy, G., and Marek-Sadowska, M. 2001. Interconnect resource-aware placement for hierarchical fpgas. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'01). 132--136."},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'09)","author":"Smith A. M.","unstructured":"Smith , A. M. , Constantinides , G. A. , Wilton , S. J. E. , and Cheung , P. Y. K. 2009a. Concurrently optimizing fpgs architecture parameters and transistor sizing: Implications for fpga design . In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'09) . Smith, A. M., Constantinides, G. A., Wilton, S. J. E., and Cheung, P. Y. K. 2009a. Concurrently optimizing fpgs architecture parameters and transistor sizing: Implications for fpga design. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT'09)."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508156"},{"key":"e_1_2_1_34_1","unstructured":"U Of Toronto. 2009. VPR and t-vpack user's manual. http:\/\/www.eecg.utoronto.ca\/vpr\/VPR_5.pdf.  U Of Toronto. 2009. VPR and t-vpack user's manual. http:\/\/www.eecg.utoronto.ca\/vpr\/VPR_5.pdf."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258322"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the European Design and Test Conference. 412--416","author":"Wu Y.-L.","unstructured":"Wu , Y.-L. and Marek-Sadowska , M . 1994. An efficient router for 2-d field programmable gate array . In Proceedings of the European Design and Test Conference. 412--416 . Wu, Y.-L. and Marek-Sadowska, M. 1994. An efficient router for 2-d field programmable gate array. In Proceedings of the European Design and Test Conference. 412--416."},{"key":"e_1_2_1_38_1","volume-title":"Press Release: Xilinx 7 series fpgss slash power consumption by 50&percnt","author":"Xilinx Inc.","year":"2010","unstructured":"Xilinx Inc. 2010 . Press Release: Xilinx 7 series fpgss slash power consumption by 50&percnt ; and reach 2 million logic cells on industrys first scalable architecture (6\/21\/10). Xilinx Inc. 2010. Press Release: Xilinx 7 series fpgss slash power consumption by 50&percnt; and reach 2 million logic cells on industrys first scalable architecture (6\/21\/10)."},{"key":"e_1_2_1_39_1","unstructured":"Yang S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Tech. rep. Microcenter of North Carolina. http:\/\/www.researchgate.net\/publication\/2404650_Logic_Synthesis_and_Optimization_Benchmarks_User_Guide_Version_3.0.  Yang S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Tech. rep. Microcenter of North Carolina. http:\/\/www.researchgate.net\/publication\/2404650_Logic_Synthesis_and_Optimization_Benchmarks_User_Guide_Version_3.0."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455242"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2499625.2499627","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2499625.2499627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:35:43Z","timestamp":1750235743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2499625.2499627"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["10.1145\/2499625.2499627"],"URL":"https:\/\/doi.org\/10.1145\/2499625.2499627","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]},"assertion":[{"value":"2012-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-08-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}