{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:10:30Z","timestamp":1758892230872,"version":"3.41.0"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2013,10,1]],"date-time":"2013-10-01T00:00:00Z","timestamp":1380585600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CSR-1012070, CAREER-0747242 and CCF-1242657"],"award-info":[{"award-number":["CSR-1012070, CAREER-0747242 and CCF-1242657"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSR-1012070, CAREER-0747242 and CCF-1242657"],"award-info":[{"award-number":["CSR-1012070, CAREER-0747242 and CCF-1242657"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CSR-1012070, CAREER-0747242 and CCF-1242657"],"award-info":[{"award-number":["CSR-1012070, CAREER-0747242 and CCF-1242657"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2013,10]]},"abstract":"<jats:p>Traditional array organization of bipolar nonvolatile memories such as STT-MRAM and memristor utilizes two bitlines for cell manipulations. With technology scaling, such bitline pair will soon become the bottleneck for further density improvement. In this article we propose a novel common-source-line array architecture, which uses a shared source-line along the row, leaving only one bitline per column. We elaborate the array design to ensure reliability, and demonstrate its effectiveness on STT-MRAM and memristor memory arrays. Our study results show that with comparable latency and energy, the proposed common-source-line array can save 34% and 33% area for Memristor-RAM and STT-MRAM respectively, compared with corresponding dual-bitline arrays.<\/jats:p>","DOI":"10.1145\/2500459","type":"journal-article","created":{"date-parts":[[2013,11,6]],"date-time":"2013-11-06T14:09:19Z","timestamp":1383746959000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Common-source-line array"],"prefix":"10.1145","volume":"18","author":[{"given":"Bo","family":"Zhao","sequence":"first","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[{"name":"University of Pittsburgh"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,10,25]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ASU. Predictive Technology Model (PTM). http:\/\/www.eas.asu.edu\/&sim;ptm\/.  ASU. Predictive Technology Model (PTM). http:\/\/www.eas.asu.edu\/&sim;ptm\/."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 342--343","author":"Barth J.","key":"e_1_2_1_2_1","unstructured":"Barth , J. , Plass , D. , Nelson , E. , Hwang , C. , Fredeman , G. , Sperling , M. , Mathews , A. , Reohr , W. , and Nair , K . 2010. A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache . In Proceedings of the International Solid-State Circuits Conference. 342--343 . Barth, J., Plass, D., Nelson, E., Hwang, C., Fredeman, G., Sperling, M., Mathews, A., Reohr, W., and Nair, K. 2010. A 45nm soi embedded dram macro for power7 32mb on-chip l3 cache. In Proceedings of the International Solid-State Circuits Conference. 342--343."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3264621"},{"key":"e_1_2_1_4_1","unstructured":"Cadence. 45nm Generic PDK data sheet and device models.  Cadence. 45nm Generic PDK data sheet and device models."},{"volume-title":"Proceedings of the International Electron Devices Meeting. 304--307","author":"Chung S.","key":"e_1_2_1_5_1","unstructured":"Chung , S. , Rho , K.-M. , Pickett , M. D. , Yang J. J. , Stewart , D. R. , and Williams , R. S . 2010. Fully integrated 54nm stt-ram with the smallest bit cell dimension for high density memory application . In Proceedings of the International Electron Devices Meeting. 304--307 . Chung, S., Rho, K.-M., Pickett, M. D., Yang J. J., Stewart, D. R., and Williams, R. S. 2010. Fully integrated 54nm stt-ram with the smallest bit cell dimension for high density memory application. In Proceedings of the International Electron Devices Meeting. 304--307."},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 256--257","author":"Halupka D.","key":"e_1_2_1_6_1","unstructured":"Halupka , D. , Huda , S. , Song , W. , Sheikholeslami , A. , Tsunoda , K. , Yoshida , C. , and Aoki , M . 2010. Negative-resistance read and write schemes for STT-MRAM in 0.13&mu;m cmos . In Proceedings of the International Solid-State Circuits Conference. 256--257 . Halupka, D., Huda, S., Song, W., Sheikholeslami, A., Tsunoda, K., Yoshida, C., and Aoki, M. 2010. Negative-resistance read and write schemes for STT-MRAM in 0.13&mu;m cmos. In Proceedings of the International Solid-State Circuits Conference. 256--257."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the International Electron Devices Meeting. 319--322","author":"Hu C.","year":"1996","unstructured":"Hu , C. 1996 . Gate oxide scaling limits and projection . In Proceedings of the International Electron Devices Meeting. 319--322 . Hu, C. 1996. Gate oxide scaling limits and projection. In Proceedings of the International Electron Devices Meeting. 319--322."},{"key":"e_1_2_1_10_1","unstructured":"ITRS 2011. International Technology Roadmap for Semiconductors (ITRS) Report. http:\/\/www.itrs.net.  ITRS 2011. International Technology Roadmap for Semiconductors (ITRS) Report. http:\/\/www.itrs.net."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373503"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796680"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269312"},{"volume-title":"Proceedings of the International Electron Devices Meeting. 754--757","author":"Kund M.","key":"e_1_2_1_15_1","unstructured":"Kund , M. , Beitel , G. , Pinnow , C.-U. , Rohr , T. , Schumann , J. , Symanczyk , R. , Ufert , K.-D. , and Muller , G . 2005. Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20nm . In Proceedings of the International Electron Devices Meeting. 754--757 . Kund, M., Beitel, G., Pinnow, C.-U., Rohr, T., Schumann, J., Symanczyk, R., Ufert, K.-D., and Muller, G. 2005. Conductive bridging RAM (CBRAM): An emerging non-volatile memory technology scalable to sub 20nm. In Proceedings of the International Electron Devices Meeting. 754--757."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe. 731--736","author":"Li H.","key":"e_1_2_1_16_1","unstructured":"Li , H. and Chen , Y . 2009. An overview of non-volatile memory technology and the implication for tools and architectures . In Proceedings of the Conference on Design, Automation and Test in Europe. 731--736 . Li, H. and Chen, Y. 2009. An overview of non-volatile memory technology and the implication for tools and architectures. In Proceedings of the Conference on Design, Automation and Test in Europe. 731--736."},{"volume-title":"Proceedings of the International Electron Devices Meeting. 567--570","author":"Muller G.","key":"e_1_2_1_17_1","unstructured":"Muller , G. , Happ , T. , Kund , M. , Lee , G. Y. , Nagel , N. , and Sezi , R . 2004. Status and outlook of emerging nonvolatile memory technologies . In Proceedings of the International Electron Devices Meeting. 567--570 . Muller, G., Happ, T., Kund, M., Lee, G. Y., Nagel, N., and Sezi, R. 2004. Status and outlook of emerging nonvolatile memory technologies. In Proceedings of the International Electron Devices Meeting. 567--570."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977508"},{"volume-title":"Proceedings of the International Solid-State Circuits Conference. 278--279","author":"Sakimura N.","key":"e_1_2_1_19_1","unstructured":"Sakimura , N. , Sugibayashi , T. , Honda , T. , Miura , S. , Numata , H. , Hada , H. , and Tahara , S . 2003. A 512kb cross-point cell MRAM . In Proceedings of the International Solid-State Circuits Conference. 278--279 . Sakimura, N., Sugibayashi, T., Honda, T., Miura, S., Numata, H., Hada, H., and Tahara, S. 2003. A 512kb cross-point cell MRAM. In Proceedings of the International Solid-State Circuits Conference. 278--279."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.848125"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042253"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 239--249","author":"Sun G.","key":"e_1_2_1_23_1","unstructured":"Sun , G. , Dong , X. , Xie , J. , Li , J. , and Chen , Y . 2009. A novel architecture of the 3D stacked MRAM l2 cache for CMPs . In Proceedings of the International Symposium on High Performance Computer Architecture. 239--249 . Sun, G., Dong, X., Xie, J., Li, J., and Chen, Y. 2009. A novel architecture of the 3D stacked MRAM l2 cache for CMPs. In Proceedings of the International Symposium on High Performance Computer Architecture. 239--249."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"e_1_2_1_25_1","unstructured":"TSMC. 0.18 &mu;m and 0.13&mu;m process data sheets and device models.  TSMC. 0.18 &mu;m and 0.13&mu;m process data sheets and device models."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"e_1_2_1_27_1","volume-title":"International Electron Devices Meeting. 41--44","author":"Yoshida M.","year":"1999","unstructured":"Yoshida , M. , Asaka , K. , 1999 . An embedded 0.405 &mu;m2 stacked DRAM technology integrated with high-performance 0.2 &mu;m CMOS logic and 6-level metalization . In International Electron Devices Meeting. 41--44 . Yoshida, M., Asaka, K., et al. 1999. An embedded 0.405 &mu;m2 stacked DRAM technology integrated with high-performance 0.2 &mu;m CMOS logic and 6-level metalization. In International Electron Devices Meeting. 41--44."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2500459","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2500459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:26Z","timestamp":1750232066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2500459"}},"subtitle":["An area efficient memory architecture for bipolar nonvolatile devices"],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["10.1145\/2500459"],"URL":"https:\/\/doi.org\/10.1145\/2500459","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2013,10]]},"assertion":[{"value":"2012-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2013-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}