{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:51Z","timestamp":1750306791034,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,7,29]],"date-time":"2013-07-29T00:00:00Z","timestamp":1375056000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,7,29]]},"DOI":"10.1145\/2500727.2500746","type":"proceedings-article","created":{"date-parts":[[2013,8,13]],"date-time":"2013-08-13T12:31:21Z","timestamp":1376397081000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing RAM-latency dominated applications"],"prefix":"10.1145","author":[{"given":"Yandong","family":"Mao","sequence":"first","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cody","family":"Cutler","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Morris","sequence":"additional","affiliation":[{"name":"MIT CSAIL"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,7,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"HyperSQL HSQLDB - 100% Java Database. http:\/\/hsqldb.org\/.  HyperSQL HSQLDB - 100% Java Database. http:\/\/hsqldb.org\/."},{"key":"e_1_3_2_1_2_1","unstructured":"memcached - a distributed memory object caching system. http:\/\/memcached.org\/.  memcached - a distributed memory object caching system. http:\/\/memcached.org\/."},{"key":"e_1_3_2_1_3_1","unstructured":"OpenJDK. http:\/\/openjdk.java.net\/.  OpenJDK. http:\/\/openjdk.java.net\/."},{"volume-title":"section 2.1.5.4","year":"2012","key":"e_1_3_2_1_4_1","unstructured":"Intel 64 and IA-32 Architectures Optimization Reference Manual , section 2.1.5.4 . 2012 . Intel 64 and IA-32 Architectures Optimization Reference Manual, section 2.1.5.4. 2012."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the VLDB Endowment, 4(11)","author":"Jason S.","year":"2011","unstructured":"S. Jason , J. Chhugani , C. Kim , N. Satish , and P. Dubey . PALM: Parallel architecture-friendly latch-free modifications to b+trees on many-core processors . Proceedings of the VLDB Endowment, 4(11) , 2011 . S. Jason, J. Chhugani, C. Kim, N. Satish, and P. Dubey. PALM: Parallel architecture-friendly latch-free modifications to b+trees on many-core processors. Proceedings of the VLDB Endowment, 4(11), 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168855"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI)","author":"Nishtala R.","year":"2013","unstructured":"R. Nishtala , H. Fugal , S. Grimm , M. Kwiatkowski , H. Lee , H. C. Li , R. McElroy , M. Paleczny , D. Peek , P. Saab , D. Stafford , T. Tung , and V. Venkataramani . Scaling memcache at facebook . In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI) , 2013 . R. Nishtala, H. Fugal, S. Grimm, M. Kwiatkowski, H. Lee, H. C. Li, R. McElroy, M. Paleczny, D. Peek, P. Saab, D. Stafford, T. Tung, and V. Venkataramani. Scaling memcache at facebook. In Proceedings of the 10th USENIX Symposium on Networked Systems Design and Implementation (NSDI), 2013."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451137"},{"key":"e_1_3_2_1_9_1","volume-title":"Multi-core is here! But How Do You Resovle Data Bottlenecks in Native Code","author":"Wall M.","year":"2007","unstructured":"M. Wall . Multi-core is here! But How Do You Resovle Data Bottlenecks in Native Code , 2007 . http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/TLA408_Multi_Core_Mike_Wall.pdf. M. Wall. Multi-core is here! But How Do You Resovle Data Bottlenecks in Native Code, 2007. http:\/\/developer.amd.com\/wordpress\/media\/2012\/10\/TLA408_Multi_Core_Mike_Wall.pdf."}],"event":{"name":"APSys '13: Asia-Pacific Workshop on Systems","sponsor":["Nanyang Technological University","SUTD Singapore University of Technology and Design","NUS NUS","SIGOPS ACM Special Interest Group on Operating Systems"],"location":"Singapore Singapore","acronym":"APSys '13"},"container-title":["Proceedings of the 4th Asia-Pacific Workshop on Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2500727.2500746","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2500727.2500746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:34:26Z","timestamp":1750232066000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2500727.2500746"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,29]]},"references-count":9,"alternative-id":["10.1145\/2500727.2500746","10.1145\/2500727"],"URL":"https:\/\/doi.org\/10.1145\/2500727.2500746","relation":{},"subject":[],"published":{"date-parts":[[2013,7,29]]},"assertion":[{"value":"2013-07-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}