{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:18Z","timestamp":1763468178169,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-0910699, CNS-0910851"],"award-info":[{"award-number":["CNS-0910699, CNS-0910851"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006192","name":"Advanced Scientific Computing Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006192","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR0011-13-2-0006"],"award-info":[{"award-number":["HR0011-13-2-0006"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503215","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Exploring DRAM organizations for energy-efficient and resilient exascale memories"],"prefix":"10.1145","author":[{"given":"Bharan","family":"Giridhar","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Michael","family":"Cieslak","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Deepankar","family":"Duggal","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"Hsing Min","family":"Chen","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}]},{"given":"Robert","family":"Patti","sequence":"additional","affiliation":[{"name":"Tezzaron Semiconductor, Naperville, IL"}]},{"given":"Betina","family":"Hold","sequence":"additional","affiliation":[{"name":"ARM Inc., San Jose, CA"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ"}]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Micron 1Gb DDR3 SDRAM Datasheet. http:\/\/www.micron.com\/.  Micron 1Gb DDR3 SDRAM Datasheet. http:\/\/www.micron.com\/."},{"key":"e_1_3_2_1_2_1","unstructured":"NEK5000. http:\/\/nek5000.mcs.anl.gov\/.  NEK5000. http:\/\/nek5000.mcs.anl.gov\/."},{"key":"e_1_3_2_1_3_1","unstructured":"Octopus 8-Port DRAM for Die-Stack Applications. http:\/\/www.tezzaron.com\/.  Octopus 8-Port DRAM for Die-Stack Applications. http:\/\/www.tezzaron.com\/."},{"key":"e_1_3_2_1_4_1","unstructured":"Tezzaron Semiconductor. http:\/\/www.tezzaron.com\/.  Tezzaron Semiconductor. http:\/\/www.tezzaron.com\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133386"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_8_1","first-page":"44","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Bae Y.-C.","year":"2012","unstructured":"Y.-C. Bae , J.-Y. Park , S. J. Rhee , S. B. Ko , Y. Jeong , K.-S. Noh , Y. Son , J. Youn , Y. Chu , H. Cho , A 1.2 V 30nm 1.6 Gb\/s\/pin 4Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme . In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , pages 44 -- 46 , 2012 . Y.-C. Bae, J.-Y. Park, S. J. Rhee, S. B. Ko, Y. Jeong, K.-S. Noh, Y. Son, J. Youn, Y. Chu, H. Cho, et al. A 1.2 V 30nm 1.6 Gb\/s\/pin 4Gb LPDDR3 SDRAM with input skew calibration and enhanced control scheme. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pages 44--46, 2012."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558933"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009347767"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"IBM Microelectronics Division","author":"Dell T. J.","year":"1997","unstructured":"T. J. Dell . A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory . IBM Microelectronics Division , pages 1 -- 23 , 1997 . T. J. Dell. A White Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory. IBM Microelectronics Division, pages 1--23, 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"e_1_3_2_1_13_1","volume-title":"JEDEC Mobile Forum","author":"Dumas S.","year":"2011","unstructured":"S. Dumas . Mobile Memory Forum : LPDDR3 and WideIO . In JEDEC Mobile Forum , 2011 . S. Dumas. Mobile Memory Forum: LPDDR3 and WideIO. In JEDEC Mobile Forum, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075410"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30218-6_19"},{"key":"e_1_3_2_1_16_1","volume-title":"Energy Efficiency Challenges for Exascale Computing. In ACM\/IEEE Conference on Supercomputing: Workshop on Power Efficiency and the Path to Exascale Computing","author":"Gara A.","year":"2008","unstructured":"A. Gara . Energy Efficiency Challenges for Exascale Computing. In ACM\/IEEE Conference on Supercomputing: Workshop on Power Efficiency and the Path to Exascale Computing , 2008 . A. Gara. Energy Efficiency Challenges for Exascale Computing. In ACM\/IEEE Conference on Supercomputing: Workshop on Power Efficiency and the Path to Exascale Computing, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160980"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1412587.1412589"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331719"},{"key":"e_1_3_2_1_23_1","first-page":"496","volume-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","author":"Kim J.-S.","year":"2011","unstructured":"J.-S. Kim , C. S. Oh , H. Lee , D. Lee , H.-R. Hwang , S. Hwang , B. Na , J. Moon , J.-G. Kim , H. Park , A 1.2 V 12.8 GB\/s 2Gb mobile Wide-I\/O DRAM with 4x 128 I\/Os using TSV-based stacking. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) , pages 496 -- 498 , 2011 . J.-S. Kim, C. S. Oh, H. Lee, D. Lee, H.-R. Hwang, S. Hwang, B. Na, J. Moon, J.-G. Kim, H. Park, et al. A 1.2 V 12.8 GB\/s 2Gb mobile Wide-I\/O DRAM with 4x 128 I\/Os using TSV-based stacking. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pages 496--498, 2011."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337202"},{"key":"e_1_3_2_1_25_1","volume-title":"ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems","author":"Kogge P.","year":"2008","unstructured":"P. Kogge , K. Bergman , S. Borkar , D. Campbell , W. Carson , W. Dally , M. Denneau , P. Franzon , W. Harrod , K. Hill , ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems . 2008 . P. Kogge, K. Bergman, S. Borkar, D. Campbell, W. Carson, W. Dally, M. Denneau, P. Franzon, W. Harrod, K. Hill, et al. ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems. 2008."},{"key":"e_1_3_2_1_26_1","volume-title":"IESP Meeting","author":"Kondo M.","year":"2012","unstructured":"M. Kondo . Report on Exascale Architecture Roadmap in Japan , IESP Meeting , 2012 . M. Kondo. Report on Exascale Architecture Roadmap in Japan, IESP Meeting, 2012."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/1323140.1323153"},{"key":"e_1_3_2_1_30_1","first-page":"1","volume-title":"RAIDR: Retention-Aware Intelligent DRAM Refresh. In 39th IEEE Annual International Symposium on Computer Architecture (ISCA)","author":"Liu J.","year":"2012","unstructured":"J. Liu , B. Jaiyen , R. Veras , and O. Mutlu . RAIDR: Retention-Aware Intelligent DRAM Refresh. In 39th IEEE Annual International Symposium on Computer Architecture (ISCA) , pages 1 -- 12 , 2012 . J. Liu, B. Jaiyen, R. Veras, and O. Mutlu. RAIDR: Retention-Aware Intelligent DRAM Refresh. In 39th IEEE Annual International Symposium on Computer Architecture (ISCA), pages 1--12, 2012."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382159"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"volume-title":"Technical Note TN-41-01: Calculating memory system power for DDR3","year":"2007","key":"e_1_3_2_1_33_1","unstructured":"Micron. Technical Note TN-41-01: Calculating memory system power for DDR3 , 2007 . Micron. Technical Note TN-41-01: Calculating memory system power for DDR3, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/977407.978748"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the 23rd Hot Chips Symposium","author":"Pawlowski J. T.","year":"2011","unstructured":"J. T. Pawlowski . Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem . In Proceedings of the 23rd Hot Chips Symposium , 2011 . J. T. Pawlowski. Hybrid Memory Cube: Breakthrough DRAM Performance with a Fundamentally Re-Architected DRAM Subsystem. In Proceedings of the 23rd Hot Chips Symposium, 2011."},{"key":"e_1_3_2_1_36_1","volume-title":"Error-Control Coding for Computer Systems","author":"Rao T. R.","year":"1989","unstructured":"T. R. Rao and E. Fujiwara . Error-Control Coding for Computer Systems . Prentice-Hall Inc ., 1989 . T. R. Rao and E. Fujiwara. Error-Control Coding for Computer Systems. Prentice-Hall Inc., 1989."},{"key":"e_1_3_2_1_37_1","first-page":"159","volume":"14","author":"Sarkar V.","year":"2009","unstructured":"V. Sarkar , S. Amarasinghe , D. Campbell , Exascale Software Study: Software Challenges in Extreme Scale Systems . DARPA Information Processing Techniques Office , Washington DC , 14 : 159 , 2009 . V. Sarkar, S. Amarasinghe, D. Campbell, et al. Exascale Software Study: Software Challenges in Extreme Scale Systems. DARPA Information Processing Techniques Office, Washington DC, 14:159, 2009.","journal-title":"Washington DC"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.13"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815983"},{"key":"e_1_3_2_1_42_1","first-page":"27","volume-title":"Proceedings of the ATIP\/A* CRC Workshop on Accelerator Technologies for High-Performance Computing: Does Asia Lead the Way?","author":"Vetter J.","unstructured":"J. Vetter . On the Road to Exascale: Lessons from Contemporary Scalable GPU Systems . In Proceedings of the ATIP\/A* CRC Workshop on Accelerator Technologies for High-Performance Computing: Does Asia Lead the Way? , page 27 . A* STAR Computational Resource Centre, 2012. J. Vetter. On the Road to Exascale: Lessons from Contemporary Scalable GPU Systems. In Proceedings of the ATIP\/A* CRC Workshop on Accelerator Technologies for High-Performance Computing: Does Asia Lead the Way?, page 27. A* STAR Computational Resource Centre, 2012."},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235125"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Denver Colorado","acronym":"SC13"},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503215","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503215"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":45,"alternative-id":["10.1145\/2503210.2503215","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503215","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}