{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,26]],"date-time":"2026-09-26T05:54:33Z","timestamp":1790402073013,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000015","name":"U.S. Department of Energy","doi-asserted-by":"publisher","award":["DE - SC0005026"],"award-info":[{"award-number":["DE - SC0005026"]}],"id":[{"id":"10.13039\/100000015","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503221","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["Practical nonvolatile multilevel-cell phase change memory"],"prefix":"10.1145","author":[{"given":"Doe Hyun","family":"Yoon","sequence":"first","affiliation":[{"name":"IBM Thomas J. Watson Research Center"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jichuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert S.","family":"Schreiber","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[{"name":"Hewlett-Packard Labs"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"McSim. http:\/\/cal.snu.ac.kr\/mediawiki\/index.php\/McSim.  McSim. http:\/\/cal.snu.ac.kr\/mediawiki\/index.php\/McSim."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485961"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173236"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. the IEEE Int'l Solid-State Circuits Conf. (ISSCC)","author":"Choi Y.","year":"2012","unstructured":"Y. Choi A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth. In Proc. the IEEE Int'l Solid-State Circuits Conf. (ISSCC) , Feb. 2012 . Y. Choi et al. A 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth. In Proc. the IEEE Int'l Solid-State Circuits Conf. (ISSCC), Feb. 2012."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1973.1054929"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2010568"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"e_1_3_2_1_14_1","unstructured":"A. Hocquenghem. Codes correcteurs d'erreurs. Chiffres (Paris) 2:147--156 1959.  A. Hocquenghem. Codes correcteurs d'erreurs. Chiffres (Paris) 2:147--156 1959."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556227"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016397"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333672"},{"issue":"1","key":"e_1_3_2_1_19_1","first-page":"210","article-title":"A 0.1-um 1.8-V 256Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation","volume":"42","author":"Kang S.","year":"2007","unstructured":"S. Kang A 0.1-um 1.8-V 256Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation . JSSC , 42 ( 1 ): 210 -- 218 , 2007 . S. Kang et al. A 0.1-um 1.8-V 256Mb phase-change random access memory (PRAM) with 66-MHz synchronous burst-read operation. JSSC, 42(1):210--218, 2007.","journal-title":"JSSC"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"e_1_3_2_1_21_1","unstructured":"J. D. McCalpin. STREAM: Sustainable memory bandwidth in high performance computers. http:\/\/www.cs.virginia.edu\/stream\/.  J. D. McCalpin. STREAM: Sustainable memory bandwidth in high performance computers. http:\/\/www.cs.virginia.edu\/stream\/."},{"key":"e_1_3_2_1_22_1","unstructured":"T. Mittelholzer N. Papandreou and C. Pozidis. Data encoding in solid-state storage devices. U.S. Patent Application 2011\/0296274.  T. Mittelholzer N. Papandreou and C. Pozidis. Data encoding in solid-state storage devices. U.S. Patent Application 2011\/0296274."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485960"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"e_1_3_2_1_31_1","volume-title":"Performance Evaluation Corporation. SPEC CPU 2006","year":"2006","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU 2006 . http:\/\/www.spec.org\/cpu 2006 \/, 2006. Standard Performance Evaluation Corporation. SPEC CPU 2006. http:\/\/www.spec.org\/cpu2006\/, 2006."},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. Asilomar Conf. Signals Systems and Computers","author":"Strukov D.","year":"2006","unstructured":"D. Strukov . The area and latency tradeoffs of binary bitparallel BCH decoders for prospective nanoelectronic memories . In Proc. Asilomar Conf. Signals Systems and Computers , Oct. 2006 . D. Strukov. The area and latency tradeoffs of binary bitparallel BCH decoders for prospective nanoelectronic memories. In Proc. Asilomar Conf. Signals Systems and Computers, Oct. 2006."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1960475.1960480"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. the Int'l Symp. Quality Electronic Design (ISQED)","author":"Xu W.","year":"2010","unstructured":"W. Xu and T. Zhang . Using time-aware memory sensing to address resistance drift issue in multi-level phase change memory . In Proc. the Int'l Symp. Quality Electronic Design (ISQED) , Mar. 2010 . W. Xu and T. Zhang. Using time-aware memory sensing to address resistance drift issue in multi-level phase change memory. In Proc. the Int'l Symp. Quality Electronic Design (ISQED), Mar. 2010."},{"key":"e_1_3_2_1_38_1","volume-title":"the 10th Ann. Workshop on Duplicating, Deconstructing and Debunking (WDDD)","author":"Yeo S.","year":"2012","unstructured":"S. Yeo , N. H. Seong , and H.-H. S. Lee . Can multi-level cell pcm be reliable and usable? analyzing the impact of resistance drift . In the 10th Ann. Workshop on Duplicating, Deconstructing and Debunking (WDDD) , Jun. 2012 . S. Yeo, N. H. Seong, and H.-H. S. Lee. Can multi-level cell pcm be reliable and usable? analyzing the impact of resistance drift. In the 10th Ann. Workshop on Duplicating, Deconstructing and Debunking (WDDD), Jun. 2012."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/2014698.2014881"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2011.5958219"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503221","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503221"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":40,"alternative-id":["10.1145\/2503210.2503221","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503221","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}