{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:21:32Z","timestamp":1750306892653,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503224","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Location-aware cache management for many-core processors with deep cache hierarchy"],"prefix":"10.1145","author":[{"given":"Jongsoo","family":"Park","sequence":"first","affiliation":[{"name":"Parallel Computing Lab, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard M.","family":"Yoo","sequence":"additional","affiliation":[{"name":"Parallel Computing Lab, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daya S.","family":"Khudia","sequence":"additional","affiliation":[{"name":"University of Michigan - Ann Arbor"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Parallel Computing Lab, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daehyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Parallel Computing Lab, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho Alfred V.","year":"2007","unstructured":"Alfred V. Aho , Monica S. Lam , Ravi Sethi , and Jeffrey D. Ullman . Compilers: Principles, Techniques, and Tools . Addison-Wesley , 2007 . Alfred V. Aho, Monica S. Lam, Ravi Sethi, and Jeffrey D. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley, 2007."},{"key":"e_1_3_2_1_2_1","volume-title":"Reverse Time Migration. Geophysics, 48(11)","author":"Baysal E.","year":"1983","unstructured":"E. Baysal , D. D. Kosloff , and J. W. C. Sherwood . Reverse Time Migration. Geophysics, 48(11) , 1983 . E. Baysal, D. D. Kosloff, and J. W. C. Sherwood. Reverse Time Migration. Geophysics, 48(11), 1983."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_6_1","unstructured":"BigDFT Web-site. http:\/\/inac.cea.fr\/L_Sim\/BigDFT.  BigDFT Web-site. http:\/\/inac.cea.fr\/L_Sim\/BigDFT."},{"key":"e_1_3_2_1_7_1","volume-title":"Design Automation Conference","author":"Chiou D.","year":"2000","unstructured":"D. Chiou , P. Jain , S. Devadas , and L. Rudolph . Dynamic cache partitioning via columnization . In Design Automation Conference , 2000 . D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In Design Automation Conference, 2000."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"e_1_3_2_1_10_1","volume-title":"Morgan Kaufmann","author":"Dally William James","year":"2004","unstructured":"William James Dally and Brian Patrick Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann , 2004 . William James Dally and Brian Patrick Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"International Conference for High Performance Computing, Networking","author":"Datta Kaushik","year":"2008","unstructured":"Kaushik Datta , Mark Murphy , Vasily Volkov , Samuel Williams , Jonathan Carter , Leonid Oliker , David Patterson , John Shalf , and Katherine Yelick . Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures . In International Conference for High Performance Computing, Networking , Storage and Analysis (SC) , 2008 . Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, and Katherine Yelick. Stencil Computation Optimization and Auto-tuning on State-of-the-Art Multicore Architectures. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2008."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125941"},{"key":"e_1_3_2_1_14_1","volume-title":"International Symposium on Performance Analysis of Systems & Software (ISPASS)","author":"Eklov David","year":"2010","unstructured":"David Eklov and Erik Hagersten . Statstack : Efficient Modeling of LRU caches . In International Symposium on Performance Analysis of Systems & Software (ISPASS) , 2010 . David Eklov and Erik Hagersten. Statstack: Efficient Modeling of LRU caches. In International Symposium on Performance Analysis of Systems & Software (ISPASS), 2010."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68188"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_19_1","volume-title":"JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship","author":"Hayenga Mitchell","year":"2010","unstructured":"Mitchell Hayenga , Andrew Nere , and Mikko Lipasti . Mad-Cache : A PC-aware Cache Insertion Policy . In JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship , 2010 . Mitchell Hayenga, Andrew Nere, and Mikko Lipasti. Mad-Cache: A PC-aware Cache Insertion Policy. In JILP Worshop on Computer Architecture Competitions: Cache Replacement Championship, 2010."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816018"},{"key":"e_1_3_2_1_21_1","volume-title":"Anant Agarwal. Remote Store Programming. In International Conference on High-Performance Embedded Architectures and Compilers","author":"Hoffmann Henry","year":"2010","unstructured":"Henry Hoffmann , David Wentzlaff , and Anant Agarwal. Remote Store Programming. In International Conference on High-Performance Embedded Architectures and Compilers , 2010 . Henry Hoffmann, David Wentzlaff, and Anant Agarwal. Remote Store Programming. In International Conference on High-Performance Embedded Architectures and Compilers, 2010."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel 64 and IA-32 Architectures Software Developer Manuals. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html.  Intel 64 and IA-32 Architectures Software Developer Manuals. http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/architectures-software-developer-manuals.html."},{"key":"e_1_3_2_1_23_1","volume-title":"Write Combining Memory Implementation Guidelines","author":"Intel Corporation","year":"1998","unstructured":"Intel Corporation . Write Combining Memory Implementation Guidelines , 1998 . http:\/\/download.intel.com\/design\/PentiumII\/applnots\/24442201.pdf. Intel Corporation. Write Combining Memory Implementation Guidelines, 1998. http:\/\/download.intel.com\/design\/PentiumII\/applnots\/24442201.pdf."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_25_1","volume-title":"Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs. In International Conference on Very Large Data Bases (VLDB)","author":"Kim Changkyu","year":"2009","unstructured":"Changkyu Kim , Tim Kaldewey , Victor W. Lee , Eric Sedlar , Anthony D. Nguyen , Nadathur Satish , Jatin Chhugani , Andrea Di Blas , and Pradeep Dubey . Sort vs . Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs. In International Conference on Very Large Data Bases (VLDB) , 2009 . Changkyu Kim, Tim Kaldewey, Victor W. Lee, Eric Sedlar, Anthony D. Nguyen, Nadathur Satish, Jatin Chhugani, Andrea Di Blas, and Pradeep Dubey. Sort vs. Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs. In International Conference on Very Large Data Bases (VLDB), 2009."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.553274"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250707"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_31_1","unstructured":"NASA Advanced Supercomputing Division. NAS Parallel Benchmarks. http:\/\/www.nas.nasa.gov\/publications\/npb.html.  NASA Advanced Supercomputing Division. NAS Parallel Benchmarks. http:\/\/www.nas.nasa.gov\/publications\/npb.html."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.2"},{"volume-title":"Fermi: Nvidia's next generation cuda compute architecture","year":"2009","key":"e_1_3_2_1_33_1","unstructured":"Nvidia. Fermi: Nvidia's next generation cuda compute architecture , 2009 . http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/NVIDIA_Fermi_Compute_Architecture._Whitepaper.pdf. Nvidia. Fermi: Nvidia's next generation cuda compute architecture, 2009. http:\/\/www.nvidia.com\/content\/PDF\/fermi_white_papers\/NVIDIA_Fermi_Compute_Architecture._Whitepaper.pdf."},{"volume-title":"Nvidia's next generation cuda compute architecture: Kepler gk110","year":"2012","key":"e_1_3_2_1_34_1","unstructured":"Nvidia. Nvidia's next generation cuda compute architecture: Kepler gk110 , 2012 . http:\/\/www.nvidia.com\/content\/PDF\/kelper\/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf. Nvidia. Nvidia's next generation cuda compute architecture: Kepler gk110, 2012. http:\/\/www.nvidia.com\/content\/PDF\/kelper\/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf."},{"key":"e_1_3_2_1_35_1","first-page":"7","volume-title":"Alexandru Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In European Design and Test Conference","author":"Panda Preeti Ranjan","year":"1997","unstructured":"Preeti Ranjan Panda , Nikil D. Dutt , and Alexandru Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In European Design and Test Conference , pages 7 -- 11 , 1997 . Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications. In European Design and Test Conference, pages 7--11, 1997."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166985"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370861"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807207"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/379539.379566"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_43_1","volume-title":"MICRO'11 Keynote","author":"Sodani Avinash","year":"2011","unstructured":"Avinash Sodani . Race to Exascale: Opportunities and Challenges , MICRO'11 Keynote , 2011 . http:\/\/www.microarch.org\/micro44\/files\/Micro%20Keynote%20Final%20-%20Avinash%20Sodani.pdf. Avinash Sodani. Race to Exascale: Opportunities and Challenges, MICRO'11 Keynote, 2011. http:\/\/www.microarch.org\/micro44\/files\/Micro%20Keynote%20Final%20-%20Avinash%20Sodani.pdf."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781062"},{"key":"e_1_3_2_1_46_1","first-page":"294","volume-title":"Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture (MICRO)","author":"Wang Hang-Sheng","year":"2002","unstructured":"Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , and Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture (MICRO) , pages 294 -- 305 , 2002 . Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, and Sharad Malik. Orion: A Power-Performance Simulator for Interconnection Networks. In International Symposium on Microarchitecture (MICRO), pages 294--305, 2002."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/645989.674328"},{"key":"e_1_3_2_1_48_1","volume-title":"High Performance Compilers for Parallel Computing","author":"Wolfe Michael","year":"1996","unstructured":"Michael Wolfe . High Performance Compilers for Parallel Computing . Addison-Wesley , 1996 . Michael Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, 1996."},{"key":"e_1_3_2_1_49_1","first-page":"49","volume-title":"Baer. Modified LRU Policies for Improving Second-level Cache Behavior. In International Symposium on High Performance Computer Architecture (HPCA)","author":"Wong W. A.","year":"2000","unstructured":"W. A. Wong and J.- L. Baer. Modified LRU Policies for Improving Second-level Cache Behavior. In International Symposium on High Performance Computer Architecture (HPCA) , pages 49 -- 60 , 2000 . W. A. Wong and J.-L. Baer. Modified LRU Policies for Improving Second-level Cache Behavior. In International Symposium on High Performance Computer Architecture (HPCA), pages 49--60, 2000."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485965"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676921"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Denver Colorado","acronym":"SC13"},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503224","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503224"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":48,"alternative-id":["10.1145\/2503210.2503224","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503224","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}