{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T16:35:17Z","timestamp":1759941317251,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CNS-1304969, CCF-1305622, OCI-1305624"],"award-info":[{"award-number":["CNS-1304969, CCF-1305622, OCI-1305624"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CNS-1304969, CCF-1305622, OCI-1305624"],"award-info":[{"award-number":["CNS-1304969, CCF-1305622, OCI-1305624"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000105","name":"Office of Cyberinfrastructure","doi-asserted-by":"publisher","award":["CNS-1304969, CCF-1305622, OCI-1305624"],"award-info":[{"award-number":["CNS-1304969, CCF-1305622, OCI-1305624"]}],"id":[{"id":"10.13039\/100000105","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503226","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Rethinking algorithm-based fault tolerance with a cooperative software-hardware approach"],"prefix":"10.1145","author":[{"given":"Dong","family":"Li","sequence":"first","affiliation":[{"name":"Oak Ridge National Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zizhong","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California, Riverside"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panruo","family":"Wu","sequence":"additional","affiliation":[{"name":"University of California, Riverside"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey S.","family":"Vetter","sequence":"additional","affiliation":[{"name":"Oak Ridge National Laboratory and Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Technical Report TN-41-01. Technical report","author":"System Calculating Memory","year":"2007","unstructured":"Calculating Memory System Power for DDR3 , Technical Report TN-41-01. Technical report , Micron Technology , 2007 . Calculating Memory System Power for DDR3, Technical Report TN-41-01. Technical report, Micron Technology, 2007."},{"key":"e_1_3_2_1_2_1","volume-title":"Technical report","author":"Microarchitecture Specification SPARC","year":"2008","unstructured":"Open SPARC T2 System-On-Chip (SOC) Microarchitecture Specification . Technical report , Sun Microsystems Inc ., 2008 . OpenSPARC T2 System-On-Chip (SOC) Microarchitecture Specification. Technical report, Sun Microsystems Inc., 2008."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_4_1","volume-title":"BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors","author":"AMD.","year":"2007","unstructured":"AMD. BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors , 2007 . AMD. BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors, 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24025-6_18"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996142"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442533"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2493123.2462920"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995923"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816026"},{"key":"e_1_3_2_1_12_1","volume-title":"IBM Microelectronics Division","author":"Dell T.","year":"1997","unstructured":"T. Dell . A White Paper On The Benefits Of Chipkill-Correct ECC for PC Server Main Memory. Technical report , IBM Microelectronics Division , 1997 . T. Dell. A White Paper On The Benefits Of Chipkill-Correct ECC for PC Server Main Memory. Technical report, IBM Microelectronics Division, 1997."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA.2011.50"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145845"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2011.38"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.26"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063443"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.37"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389074"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_3_2_1_24_1","volume-title":"MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC)","author":"Li S.","year":"2012","unstructured":"S. Li , D. H. Yoon , K. Chen , J. Zhao , J. H. Ahn , J. B. Brockman , Y. Xie , and N. P. Jouppi . MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC) , 2012 . S. Li, D. H. Yoon, K. Chen, J. Zhao, J. H. Ahn, J. B. Brockman, Y. Xie, and N. P. Jouppi. MAGE: Adaptive Granularity and ECC for Resilient and Power Efficient Memory Systems. In International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2012."},{"key":"e_1_3_2_1_25_1","volume-title":"USENIX ATC","author":"Li X.","year":"2010","unstructured":"X. Li , M. C. Huang , K. Shen , and L. Chu . A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility . In USENIX ATC , 2010 . X. Li, M. C. Huang, K. Shen, and L. Chu. A Realistic Evaluation of Memory Hardware Errors and Software System Susceptibility. In USENIX ATC, 2010."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.309"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.53"},{"key":"e_1_3_2_1_28_1","unstructured":"Mcsim: A manycore simulation infrastructure. http:\/\/scale.snu.ac.kr\/mcsim.  Mcsim: A manycore simulation infrastructure. http:\/\/scale.snu.ac.kr\/mcsim."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.29"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275571.1275600"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630072"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"e_1_3_2_1_34_1","volume-title":"Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory. In Integrated Reliability Workshop","author":"Slayman C.","year":"2006","unstructured":"C. Slayman . Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory. In Integrated Reliability Workshop , 2006 . C. Slayman. Impact of Error Correction Code and Dynamic Memory Reconfiguration on High-Reliability\/Low-Cost Server Memory. In Integrated Reliability Workshop, 2006."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337192"},{"key":"e_1_3_2_1_37_1","volume-title":"International Conference on HPC","author":"Wright N. J.","year":"2009","unstructured":"N. J. Wright , W. Pfeiffer , and A. Snavely . Characterizing Parallel Scaling of Scientific Applications using IPM . In International Conference on HPC , 2009 . N. J. Wright, W. Pfeiffer, and A. Snavely. Characterizing Parallel Scaling of Scientific Applications using IPM. In International Conference on HPC, 2009."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133173.2133185"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"e_1_3_2_1_42_1","volume-title":"The Dynamic Granularity Memory System. In International Symp. on Computer Architecture","author":"Yoon D. H.","year":"2012","unstructured":"D. H. Yoon , M. K. Jeong , M. Sullivan , and M. Erez . The Dynamic Granularity Memory System. In International Symp. on Computer Architecture , 2012 . D. H. Yoon, M. K. Jeong, M. Sullivan, and M. Erez. The Dynamic Granularity Memory System. In International Symp. on Computer Architecture, 2012."}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Denver Colorado","acronym":"SC13"},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503226","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":41,"alternative-id":["10.1145\/2503210.2503226","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503226","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}