{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:48:29Z","timestamp":1783036109768,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503227","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Coordinated energy management in heterogeneous processors"],"prefix":"10.1145","author":[{"given":"Indrani","family":"Paul","sequence":"first","affiliation":[{"name":"Advanced Micro Devices, Inc. and Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vignesh","family":"Ravi","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srilatha","family":"Manne","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manish","family":"Arora","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc. and University of California, San Diego"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Configuration and Power Interface (ACPI) Specification http:\/\/www.acpi.info\/spec.htm  Advanced Configuration and Power Interface (ACPI) Specification http:\/\/www.acpi.info\/spec.htm"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.57"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.Companion.2012.262"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077668"},{"key":"e_1_3_2_1_6_1","volume-title":"A Trickle-Down Approach Based on Performance Events,\" ISPASS","author":"Bircher W. L.","year":"2007","unstructured":"W. L. Bircher , L. K. John , \" Complete System Power Estimation : A Trickle-Down Approach Based on Performance Events,\" ISPASS 2007 . W. L. Bircher, L. K. John, \"Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events,\" ISPASS 2007."},{"key":"e_1_3_2_1_7_1","unstructured":"BIOS and Kernel Developer's Guide: http:\/\/support.amd.com\/us\/Processor_TechDocs\/42300_15h_Mod_10h-1Fh_BKDG.pdf BIOS and Kernel Developer's Guide : http:\/\/support.amd.com\/us\/Processor_TechDocs\/42300_15h_Mod_10h-1Fh_BKDG.pdf"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"W. M. Brown P. Wang S. J. Plimpton A. N. Tharrington \"Implementing molecular dynamics on hybrid high performance computers- short range forces \" Compute Physics Communications 2011.  W. M. Brown P. Wang S. J. Plimpton A. N. Tharrington \"Implementing molecular dynamics on hybrid high performance computers- short range forces \" Compute Physics Communications 2011 .","DOI":"10.1016\/j.cpc.2010.12.021"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"L. Chen X. Huo G. Agrawal \"Accelerating map-reduce on a coupled CPU-GPU architecture \" SC 2012.   L. Chen X. Huo G. Agrawal \"Accelerating map-reduce on a coupled CPU-GPU architecture \" SC 2012 .","DOI":"10.1109\/SC.2012.16"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454151"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"e_1_3_2_1_14_1","volume-title":"SAND2009-5574","author":"Heroux M.","unstructured":"M. Heroux , D. Doerfler , P. Crozier , J. Willenbring , H. C. Edwards , A. Williams , M. Rajan , E. Keiter , H. Thornquist , R. Numrich , \"Improving performance via mini-applications \", SAND2009-5574 M. Heroux, D. Doerfler, P. Crozier, J. Willenbring, H. C. Edwards, A. Williams, M. Rajan, E. Keiter, H. Thornquist, R. Numrich, \"Improving performance via mini-applications\", SAND2009-5574"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815998"},{"key":"e_1_3_2_1_16_1","volume-title":"MICRO","author":"Hu Z.","year":"2003","unstructured":"Z. Hu , D. Brooks , V. Zyuban , P. Bose , \"Microarchitecture-level power-performance simulators : modeling, validation and impact on design \", MICRO 2003 . Z. Hu, D. Brooks, V. Zyuban, P. Bose, \"Microarchitecture-level power-performance simulators: modeling, validation and impact on design\", MICRO 2003."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152715"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189201"},{"key":"e_1_3_2_1_19_1","unstructured":"I. Karlin \"LULESH programming model and performance ports overview\" LLNL-TR-608824  I. Karlin \"LULESH programming model and performance ports overview\" LLNL-TR-608824"},{"key":"e_1_3_2_1_20_1","unstructured":"S. Kaxiras M. Martonosi \"Computer Architecture Techniques for Power Efficiency\" Synthesis Lectures on Computer Architecture   S. Kaxiras M. Martonosi \"Computer Architecture Techniques for Power Efficiency\" Synthesis Lectures on Computer Architecture"},{"key":"e_1_3_2_1_21_1","volume-title":"Eiger: A framework for the automated synthesis of statistical performance models.\" 1st Workshop on Performance Engineering and Applications (WPEA), held with HiPC 2012","author":"Kerr A.","unstructured":"A. Kerr , E. Anger , G. Hendry , and S. Yalamanchili . \" Eiger: A framework for the automated synthesis of statistical performance models.\" 1st Workshop on Performance Engineering and Applications (WPEA), held with HiPC 2012 A. Kerr, E. Anger, G. Hendry, and S. Yalamanchili. \"Eiger: A framework for the automated synthesis of statistical performance models.\" 1st Workshop on Performance Engineering and Applications (WPEA), held with HiPC 2012"},{"key":"e_1_3_2_1_22_1","volume-title":"Energy based performance tuning for large scale high performance computing systems,\" HPC 2012","author":"J. H.","unstructured":"J. H. Laros III, K. T. Pedretti , S. M. Kelly , W. Shu , and C. T. Vaughan , \" Energy based performance tuning for large scale high performance computing systems,\" HPC 2012 J. H. Laros III, K. T. Pedretti, S. M. Kelly, W. Shu, and C. T. Vaughan, \"Energy based performance tuning for large scale high performance computing systems,\" HPC 2012"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629926"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.17"},{"key":"e_1_3_2_1_26_1","volume-title":"HPCA 2006","author":"Li J.","unstructured":"J. Li , J. Martinez , \"Dynamic power-performance adaptation of parallel computation on chip multiprocessors \", HPCA 2006 J. Li, J. Martinez, \"Dynamic power-performance adaptation of parallel computation on chip multiprocessors\", HPCA 2006"},{"key":"e_1_3_2_1_27_1","unstructured":"S. Nussabaum AMD \"Trinity\" APU Hotchips 2012  S. Nussabaum AMD \"Trinity\" APU Hotchips 2012"},{"key":"e_1_3_2_1_28_1","volume-title":"SC 2012","author":"Pakin S.","unstructured":"S. Pakin , C. Storlie , M. Lang , R. Fields III, E. Romero , C. Idler , S. Michalak , H. Greenberg , J. Loncaric , R. Rheinheimer , G. Grider , J. Wendelberger , \"Power usage of production supercomputers and production workloads \", SC 2012 S. Pakin, C. Storlie, M. Lang, R. Fields III, E. Romero, C. Idler, S. Michalak, H. Greenberg, J. Loncaric, R. Rheinheimer, G. Grider, J. Wendelberger, \"Power usage of production supercomputers and production workloads\", SC 2012"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485947"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810085.1810106"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152724"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362688"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542340"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008553"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951744"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370873"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024423"},{"key":"e_1_3_2_1_38_1"},{"key":"e_1_3_2_1_39_1","unstructured":"http:\/\/www.amd.com\/us\/products\/desktop\/processors\/a-series\/Pages\/a-series-model-number-comparison.aspx  http:\/\/www.amd.com\/us\/products\/desktop\/processors\/a-series\/Pages\/a-series-model-number-comparison.aspx"},{"key":"e_1_3_2_1_40_1","unstructured":"http:\/\/www.xbitlabs.com\/news\/other\/display\/20111102214137_AMD_and_Penguin_Build_World_s_First_HPC_Cluster_Based_on_Fusion_APUs.html  http:\/\/www.xbitlabs.com\/news\/other\/display\/20111102214137_AMD_and_Penguin_Build_World_s_First_HPC_Cluster_Based_on_Fusion_APUs.html"},{"key":"e_1_3_2_1_41_1","unstructured":"http:\/\/developer.amd.com\/tools-and-sdks\/heterogeneous-computing\/codexl\/  http:\/\/developer.amd.com\/tools-and-sdks\/heterogeneous-computing\/codexl\/"},{"key":"e_1_3_2_1_42_1","unstructured":"http:\/\/www.green500.org  http:\/\/www.green500.org"},{"key":"e_1_3_2_1_43_1","unstructured":"http:\/\/www.top500.org  http:\/\/www.top500.org"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503227","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":42,"alternative-id":["10.1145\/2503210.2503227","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503227","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}