{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:15:26Z","timestamp":1780708526431,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503232","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":192,"title":["Performance evaluation of Intel\u00ae transactional synchronization extensions for high-performance computing"],"prefix":"10.1145","author":[{"given":"Richard M.","family":"Yoo","sequence":"first","affiliation":[{"name":"Parallel Computing Laboratory, Intel Labs, Santa Clara, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Parallel Computing Laboratory, Intel Labs, Santa Clara, CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Konrad","family":"Lai","sequence":"additional","affiliation":[{"name":"Intel Architecture Development Group, Intel Architecture Group, Hillsboro, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ravi","family":"Rajwar","sequence":"additional","affiliation":[{"name":"Intel Architecture Development Group, Intel Architecture Group, Hillsboro, OR"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/11602569_48"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2388998"},{"key":"e_1_3_2_1_4_1","volume-title":"HP Labs Bay Area Transactional Memory Workshop","author":"Click C.","year":"2009","unstructured":"C. Click . Azul's experience with hardware transactional memory . In HP Labs Bay Area Transactional Memory Workshop , 2009 . C. Click. Azul's experience with hardware transactional memory. In HP Labs Bay Area Transactional Memory Workshop, 2009."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1810479.1810537"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_14"},{"key":"e_1_3_2_1_8_1","volume-title":"the 4th ACM SIGPLAN Workshop on Transactional Computing","author":"Dudnik P.","year":"2009","unstructured":"P. Dudnik and M. M. Swift . Condition variables and transactional memory: Problem or opportunity ? In the 4th ACM SIGPLAN Workshop on Transactional Computing , 2009 . P. Dudnik and M. M. Swift. Condition variables and transactional memory: Problem or opportunity? In the 4th ACM SIGPLAN Workshop on Transactional Computing, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542298"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_12_1","volume-title":"Intel architecture instruction set extensions programming reference","author":"Intel Corporation","year":"2012","unstructured":"Intel Corporation . Intel architecture instruction set extensions programming reference . Chapter 8: Intel transactional synchronization extensions. 2012 . Intel Corporation. Intel architecture instruction set extensions programming reference. Chapter 8: Intel transactional synchronization extensions. 2012."},{"key":"e_1_3_2_1_13_1","volume-title":"Intel 64 and IA-32 architectures optimization reference manual","author":"Intel Corporation","year":"2013","unstructured":"Intel Corporation . Intel 64 and IA-32 architectures optimization reference manual . Chapter 12: Intel TSX recommendations. 2013 . Intel Corporation. Intel 64 and IA-32 architectures optimization reference manual. Chapter 12: Intel TSX recommendations. 2013."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.49"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1958746.1958795"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213965"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/358818.358824"},{"key":"e_1_3_2_1_19_1","first-page":"35","volume-title":"Proceedings of the 2008 IEEE International Symposium on Workload Characterization","author":"Minh C. C.","unstructured":"C. C. Minh , J. Chung , C. Kozyrakis , and K. Olukotun . STAMP: Stanford transactional applications for multi-processing . In Proceedings of the 2008 IEEE International Symposium on Workload Characterization , pages 35 -- 46 . C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. In Proceedings of the 2008 IEEE International Symposium on Workload Characterization, pages 35--46."},{"key":"e_1_3_2_1_20_1","author":"Mitran M.","year":"2012","unstructured":"M. Mitran and V. Vokhshoori . Evaluating the zEC12 transactional execution facility. IBM Systems Magazine , 2012 . M. Mitran and V. Vokhshoori. Evaluating the zEC12 transactional execution facility. IBM Systems Magazine, 2012.","journal-title":"Evaluating the zEC12 transactional execution facility. IBM Systems Magazine"},{"key":"e_1_3_2_1_21_1","volume-title":"OpenMP Application Program Interface Version 3.1","author":"Architecture Review Board MP","year":"2011","unstructured":"Open MP Architecture Review Board . OpenMP Application Program Interface Version 3.1 , 2011 . OpenMP Architecture Review Board. OpenMP Application Program Interface Version 3.1, 2011."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564036"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389118"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1399504.1360617"},{"key":"e_1_3_2_1_25_1","volume-title":"the 8th ACM SIGPLAN Workshop on Transactional Computing","author":"Skyrme A.","year":"2013","unstructured":"A. Skyrme and N. Rodriguez . From locks to transactional memory: Lessons learned from porting a real-world application . In the 8th ACM SIGPLAN Workshop on Transactional Computing , 2013 . A. Skyrme and N. Rodriguez. From locks to transactional memory: Lessons learned from porting a real-world application. In the 8th ACM SIGPLAN Workshop on Transactional Computing, 2013."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.260295"},{"key":"e_1_3_2_1_27_1","volume-title":"Draft specification of transactional language constructs for C++, version: 1.1","author":"Transactional Memory Specification Drafting Group","year":"2012","unstructured":"Transactional Memory Specification Drafting Group . Draft specification of transactional language constructs for C++, version: 1.1 . 2012 . Transactional Memory Specification Drafting Group. Draft specification of transactional language constructs for C++, version: 1.1. 2012."},{"key":"e_1_3_2_1_28_1","volume-title":"the 8th ACM SIGPLAN Workshop on Transactional Computing","author":"Vyas T.","year":"2013","unstructured":"T. Vyas , Y. Liu , and M. Spear . Transactionalizing legacy code: An experience report using GCC and memcached . In the 8th ACM SIGPLAN Workshop on Transactional Computing , 2013 . T. Vyas, Y. Liu, and M. Spear. Transactionalizing legacy code: An experience report using GCC and memcached. In the 8th ACM SIGPLAN Workshop on Transactional Computing, 2013."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370836"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378582"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503232","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503232"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":29,"alternative-id":["10.1145\/2503210.2503232","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503232","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}