{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:53:32Z","timestamp":1774594412624,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503243","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Low-power, low-storage-overhead chipkill correct via multi-line error correction"],"prefix":"10.1145","author":[{"given":"Xun","family":"Jian","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Duwe","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sartori","sequence":"additional","affiliation":[{"name":"University of Minnesota"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vilas","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors","year":"2007","unstructured":"\"AMD , BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors ,\" 2007 . {Online}. Available: http:\/\/www.amd.com\/us-en\/assets\/content_type\/white_papers_and_tech_docs\/32559.pdf \"AMD, BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh Processors,\" 2007. {Online}. Available: http:\/\/www.amd.com\/us-en\/assets\/content_type\/white_papers_and_tech_docs\/32559.pdf"},{"key":"e_1_3_2_1_2_1","unstructured":"\"CACTI 5.3 \" 2008. {Online}. Available: http:\/\/quid.hpl.hp.com:9081\/cacti \"CACTI 5.3 \" 2008. {Online}. Available: http:\/\/quid.hpl.hp.com:9081\/cacti"},{"issue":"1","key":"e_1_3_2_1_3_1","first-page":"199","volume":"52","author":"Blue IBM","year":"2008","unstructured":"\"Overview of the IBM Blue Gene\/ P project,\" IBM J. Res. Dev. , vol. 52 , no. 1\/2 , pp. 199 -- 220 , Jan. 2008 . \"Overview of the IBM Blue Gene\/P project,\" IBM J. Res. Dev., vol. 52, no. 1\/2, pp. 199--220, Jan. 2008.","journal-title":"IBM J. Res. Dev."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"e_1_3_2_1_5_1","volume-title":"dissertation","author":"Bienia C.","year":"2011","unstructured":"C. Bienia , \"Benchmarking Modern Multiprocessors,\" Ph. D. dissertation , Princeton, NJ, USA , 2011 . C. Bienia, \"Benchmarking Modern Multiprocessors,\" Ph.D. dissertation, Princeton, NJ, USA, 2011."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_7_1","unstructured":"D. C. Bossen \"CMOS Soft Errors and Server Design \" IEEE Reliability Physics Tutorial Notes 2002. D. C. Bossen \"CMOS Soft Errors and Server Design \" IEEE Reliability Physics Tutorial Notes 2002."},{"key":"e_1_3_2_1_8_1","unstructured":"M. Gebhart J. Hestness E. Fatehi P. Gratz and S. W. Keckler \"Running PARSEC 2.1 on M5.\" M. Gebhart J. Hestness E. Fatehi P. Gratz and S. W. Keckler \"Running PARSEC 2.1 on M5.\""},{"key":"e_1_3_2_1_9_1","volume-title":"Tutorial on Reed-Solomon Error Correction Coding. National Aeronautics and Space Administration","author":"Geisel W. A.","year":"1990","unstructured":"W. A. Geisel , Tutorial on Reed-Solomon Error Correction Coding. National Aeronautics and Space Administration , Lyndon B. Johnson Space Center , 1990 . W. A. Geisel, Tutorial on Reed-Solomon Error Correction Coding. National Aeronautics and Space Administration, Lyndon B. Johnson Space Center, 1990."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2150989"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel \"RAS Features of the Mission-Critical Converged Infrastructure \" 2010. Intel \"RAS Features of the Mission-Critical Converged Infrastructure \" 2010."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522325"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.28"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_3_2_1_15_1","unstructured":"M. L. Longwell \"Method and apparatus for error detection and correction \" 2010 US Patent number: 7644348. M. L. Longwell \"Method and apparatus for error detection and correction \" 2010 US Patent number: 7644348."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"e_1_3_2_1_17_1","unstructured":"MICRON \"2Gb: x4 x8 x16 DDR3 SDRAM \" MICRON. MICRON \"2Gb: x4 x8 x16 DDR3 SDRAM \" MICRON ."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"S. Morioka \"Design Methodology for a One-shot Reed-Solomon Encoder and Decoder \" ICCD pp. 60--67 1999. S. Morioka \"Design Methodology for a One-shot Reed-Solomon Encoder and Decoder \" ICCD pp. 60--67 1999.","DOI":"10.1109\/ICCD.1999.808384"},{"key":"e_1_3_2_1_19_1","volume-title":"of Maryland","author":"U.","unstructured":"U. of Maryland , University of Maryland Memory System Simulator Manual. U. of Maryland, University of Maryland Memory System Simulator Manual."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155658"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_22_1","volume-title":"Analysis and Modeling of Memory Errors from Large-scale Field Data Collection,\" SELSE","author":"Siddiqua T.","year":"2013","unstructured":"T. Siddiqua , A. E. Papathanasiou , A. Biswas , and S. Gurumurthi , \" Analysis and Modeling of Memory Errors from Large-scale Field Data Collection,\" SELSE , 2013 . T. Siddiqua, A. E. Papathanasiou, A. Biswas, and S. Gurumurthi, \"Analysis and Modeling of Memory Errors from Large-scale Field Data Collection,\" SELSE, 2013."},{"key":"e_1_3_2_1_23_1","volume-title":"A Study of DRAM Failures in the Field,\" SC","author":"Sridharan V.","year":"2012","unstructured":"V. Sridharan and D. Liberty , \" A Study of DRAM Failures in the Field,\" SC , 2012 . V. Sridharan and D. Liberty, \"A Study of DRAM Failures in the Field,\" SC, 2012."},{"key":"e_1_3_2_1_24_1","first-page":"285","author":"Udipi A. N.","year":"2012","unstructured":"A. N. Udipi , N. Muralimanohar , R. Balsubramonian , A. Davis , and N. P. Jouppi , \"LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems,\" ISCA , pp. 285 -- 296 , 2012 . A. N. Udipi, N. Muralimanohar, R. Balsubramonian, A. Davis, and N. P. Jouppi, \"LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems,\" ISCA, pp. 285--296, 2012.","journal-title":"\"LOT-ECC: LOcalized and Tiered Reliability Mechanisms for Commodity Memory Systems,\" ISCA"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.103"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503243","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:18:55Z","timestamp":1750234735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503243"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":26,"alternative-id":["10.1145\/2503210.2503243","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503243","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}