{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T06:53:32Z","timestamp":1774594412179,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503257","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-11","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":122,"title":["Feng shui of supercomputer memory"],"prefix":"10.1145","author":[{"given":"Vilas","family":"Sridharan","sequence":"first","affiliation":[{"name":"RAS Architecture, Advanced Micro Devices, Inc., Boxborough, MA"}]},{"given":"Jon","family":"Stearley","sequence":"additional","affiliation":[{"name":"Scalable Architectures, Sandia National Laboratories, Albuquerque, New Mexico"}]},{"given":"Nathan","family":"DeBardeleben","sequence":"additional","affiliation":[{"name":"Ultrascale Systems Research Center, Los Alamos National Laboratory, Los Alamos, New Mexico"}]},{"given":"Sean","family":"Blanchard","sequence":"additional","affiliation":[{"name":"Ultrascale Systems Research Center, Los Alamos National Laboratory, Los Alamos, New Mexico"}]},{"given":"Sudhanva","family":"Gurumurthi","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Boxborough, MA"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Flux calculator. http:\/\/seutest.com\/cgi-bin\/FluxCalculator.cgi.  Flux calculator. http:\/\/seutest.com\/cgi-bin\/FluxCalculator.cgi."},{"key":"e_1_3_2_1_2_1","unstructured":"AMD64 architecture programmer's manual revision 3.17 2011.  AMD64 architecture programmer's manual revision 3.17 2011."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"e_1_3_2_1_4_1","volume-title":"IEEE Reliability Physics Tutorial Notes","author":"Baumann R.","year":"2002"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"e_1_3_2_1_6_1","unstructured":"K. Bergman S. Borkar D. Campbell W. Carlson W. Dally M. Denneau P. Franzon W. Harrod J. Hiller S. Karp S. Keckler D. Klein R. Lucas M. Richards A. Scarpelli S. Scott A. Snavely T. Sterling R. S. Williams and K. Yelick. Exascale computing study: Technology challenges in achieving exascale systems Peter Kogge editor & study lead 2008.  K. Bergman S. Borkar D. Campbell W. Carlson W. Dally M. Denneau P. Franzon W. Harrod J. Hiller S. Karp S. Keckler D. Klein R. Lucas M. Richards A. Scarpelli S. Scott A. Snavely T. Sterling R. S. Williams and K. Yelick. Exascale computing study: Technology challenges in achieving exascale systems Peter Kogge editor & study lead 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558933"},{"issue":"6","key":"e_1_3_2_1_8_1","first-page":"3057","article-title":"The random telegraph signal behavior of intermittently stuck bits in sdrams. Nuclear Science","volume":"56","author":"Chugg A.","year":"2009","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738252"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"e_1_3_2_1_11_1","volume-title":"Silicon Errors in Logic - System Effects (SELSE), 2009 IEEE Workshop on","author":"Dixit A.","year":"2009"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254778"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173246"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855840.1855846"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1364385.1364406"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.119"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2010.6062524"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.5"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1897816.1897844"},{"key":"e_1_3_2_1_22_1","volume-title":"Silicon Errors in Logic - System Effects (SELSE), 2013 IEEE Workshop on","author":"Siddiqua T.","year":"2013"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389100"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.90.714"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771811"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.329243"}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:21Z","timestamp":1750231701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503257"}},"subtitle":["positional effects in DRAM and SRAM faults"],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":26,"alternative-id":["10.1145\/2503210.2503257","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503257","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}