{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:19:05Z","timestamp":1750306745562,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503272","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["An early performance evaluation of many integrated core architecture based SGI rackable computing system"],"prefix":"10.1145","author":[{"given":"Subhash","family":"Saini","sequence":"first","affiliation":[{"name":"NASA Ames Research Center, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoqiang","family":"Jin","sequence":"additional","affiliation":[{"name":"NASA Ames Research Center, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Jespersen","sequence":"additional","affiliation":[{"name":"NASA Ames Research Center, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huiyu","family":"Feng","sequence":"additional","affiliation":[{"name":"SGI Fremont, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jahed","family":"Djomehri","sequence":"additional","affiliation":[{"name":"Computer Sciences Corporation, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Arasin","sequence":"additional","affiliation":[{"name":"Computer Sciences Corporation, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Hood","sequence":"additional","affiliation":[{"name":"Computer Sciences Corporation, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Piyush","family":"Mehrotra","sequence":"additional","affiliation":[{"name":"NASA Ames Research Center, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rupak","family":"Biswas","sequence":"additional","affiliation":[{"name":"NASA Ames Research Center, Moffett Field, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2004.26"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/882262.882363"},{"key":"e_1_3_2_1_3_1","volume-title":"SC'12: Proceedings of the 2012 ACM\/IEEE Conference on Supercomputing, Salt Lake City","author":"Levesque John Michael","year":"2012","unstructured":"John Michael Levesque , Grout Ray , Ramanan Sankaran , Hybridizing S3D into an Exascale Application using OpenACC , In SC'12: Proceedings of the 2012 ACM\/IEEE Conference on Supercomputing, Salt Lake City , 2012 , IEEE Computer Society. John Michael Levesque, Grout Ray, Ramanan Sankaran, Hybridizing S3D into an Exascale Application using OpenACC, In SC'12: Proceedings of the 2012 ACM\/IEEE Conference on Supercomputing, Salt Lake City, 2012, IEEE Computer Society."},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Xeon Phi Coprocessor Developer's Quick Start Guide http:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-developers-quick-start-guide. Intel Xeon Phi Coprocessor Developer's Quick Start Guide http:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-developers-quick-start-guide."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel Xeon Phi Coprocessor (codename Knights Corner) http:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-codename-knights-corner. Intel Xeon Phi Coprocessor (codename Knights Corner) http:\/\/software.intel.com\/en-us\/articles\/intel-xeon-phi-coprocessor-codename-knights-corner."},{"key":"e_1_3_2_1_6_1","unstructured":"Introducing Titan: Advancing the Era of Acceleeatred Computing http:\/\/www.olcf.ornl.gov\/titan\/.  Introducing Titan: Advancing the Era of Acceleeatred Computing http:\/\/www.olcf.ornl.gov\/titan\/."},{"key":"e_1_3_2_1_7_1","unstructured":"About the Blue Waters project www.ncsa.illinois.edu\/BlueWaters\/ About the Blue Waters project www. ncsa .illinois.edu\/ BlueWaters \/"},{"key":"e_1_3_2_1_8_1","unstructured":"Texas Advanced Computing Center - Stampede http:\/\/www.tacc.utexas.edu\/stampede. Texas Advanced Computing Center - Stampede http:\/\/www.tacc.utexas.edu\/ stampede ."},{"key":"e_1_3_2_1_9_1","unstructured":"New supercomputer coming to EMSL this summer supplied by Atipa Technologies http:\/\/www.pnnl.gov\/news\/release.aspx?id=965 March 2013.  New supercomputer coming to EMSL this summer supplied by Atipa Technologies http:\/\/www.pnnl.gov\/news\/release.aspx?id=965 March 2013."},{"key":"e_1_3_2_1_10_1","volume-title":"March 27","author":"Intel\u00ae Xeon Petaflops Supercomputer","year":"2013","unstructured":"10 Petaflops Supercomputer \"Stampede\" Powered by Intel\u00ae Xeon Phi#8482; Coprocessors Officially Dedicated Today , http:\/\/newsroom.intel.com\/community\/intel_newsroom\/blog\/2013\/03\/27\/10-petaflops-supercomputer-stampede-powered-by-intelr-xeon-phitm-coprocessors-officially-dedicated-today , March 27 , 2013 10 Petaflops Supercomputer \"Stampede\" Powered by Intel\u00ae Xeon Phi#8482; Coprocessors Officially Dedicated Today, http:\/\/newsroom.intel.com\/community\/intel_newsroom\/blog\/2013\/03\/27\/10-petaflops-supercomputer-stampede-powered-by-intelr-xeon-phitm-coprocessors-officially-dedicated-today, March 27, 2013"},{"volume-title":"Highly Parallel Computing Symposium -- Preaparing for Many Core, Knight Ferry, http:\/\/www.tacc.utexas.edu\/news\/feature-stories\/2012\/preparing-for-many-core","year":"2012","key":"e_1_3_2_1_11_1","unstructured":"TACC-Intel Highly Parallel Computing Symposium -- Preaparing for Many Core, Knight Ferry, http:\/\/www.tacc.utexas.edu\/news\/feature-stories\/2012\/preparing-for-many-core , April 10-11, 2012 . TACC-Intel Highly Parallel Computing Symposium -- Preaparing for Many Core, Knight Ferry, http:\/\/www.tacc.utexas.edu\/news\/feature-stories\/2012\/preparing-for-many-core, April 10-11, 2012."},{"key":"e_1_3_2_1_12_1","volume-title":"Electronic Structure Calculation Methods on Accelerators. Workshop -- Oak Ridge, TN -- February 6--8","author":"Application Early","year":"2012","unstructured":"Early Application Experiences with the Intel\u00ae MIC Architecture , Electronic Structure Calculation Methods on Accelerators. Workshop -- Oak Ridge, TN -- February 6--8 , 2012 . Early Application Experiences with the Intel\u00ae MIC Architecture, Electronic Structure Calculation Methods on Accelerators. Workshop -- Oak Ridge, TN -- February 6--8, 2012."},{"key":"e_1_3_2_1_13_1","first-page":"1","volume-title":"USA","author":"Mattson T. G.","year":"2008","unstructured":"T. G. Mattson , R. Vander Wijngaart , and M. Frumkin , \" Programming the Intel 80-core network-on-a-chip tera scale processor,\" in Proceedings of the 2008 ACM\/IEEE Conference on Supercomputing,. Piscataway, NJ , USA : 2008 , pp. 38: 1 -- 38 :11 http:\/\/dl.acm.org\/citation.cfm?id=1413370.1413409 T. G. Mattson, R. Vander Wijngaart, and M. Frumkin, \"Programming the Intel 80-core network-on-a-chip tera scale processor,\" in Proceedings of the 2008 ACM\/IEEE Conference on Supercomputing,. Piscataway, NJ, USA: 2008, pp. 38:1--38:11 http:\/\/dl.acm.org\/citation.cfm?id=1413370.1413409"},{"key":"e_1_3_2_1_14_1","unstructured":"SGI with Intel Xeon Phi Coprocessors www.sgi.com\/products\/servers\/accelerators\/phi.html.  SGI with Intel Xeon Phi Coprocessors www.sgi.com\/products\/servers\/accelerators\/ phi .html."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel\u00ae Xeon\u00ae Processor E5 Family http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-processor-5000-sequence.html.  Intel\u00ae Xeon\u00ae Processor E5 Family http:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/xeon-processor-5000-sequence.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654084"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152743"},{"key":"e_1_3_2_1_18_1","unstructured":"STREAM Version 5.10: Sustanable Memory Bandwidth in High Performance Computers: http:\/\/www.cs.virginia.edu\/stream\/  STREAM Version 5.10: Sustanable Memory Bandwidth in High Performance Computers: http:\/\/www.cs.virginia.edu\/stream\/"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems (HotPower'12)","author":"Sch\u00f6ne R.","year":"2012","unstructured":"R. Sch\u00f6ne , D. Hackenberg , D. Molka , \"Memory performance at reduced CPU clock speeds: an analysis of current x86_64 processors \", In Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems (HotPower'12) , October 7, 2012 , Hollywood, USA http:\/\/dl.acm.org\/citation.cfm?id=2387869.2387878 R. Sch\u00f6ne, D. Hackenberg, D. Molka, \"Memory performance at reduced CPU clock speeds: an analysis of current x86_64 processors\", In Proceedings of the 2012 USENIX conference on Power-Aware Computing and Systems (HotPower'12), October 7, 2012, Hollywood, USA http:\/\/dl.acm.org\/citation.cfm?id=2387869.2387878"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2007.07.002"},{"key":"e_1_3_2_1_22_1","first-page":"594","volume-title":"International Conference on Parallel and Distributed Processing Techniques and Applications, vol II","author":"LaGrone James","year":"2011","unstructured":"James LaGrone , Ayodunni Aribuki , and Barbara Chapman , A set of microbenchmarks for measuring OpenMP task overheads . International Conference on Parallel and Distributed Processing Techniques and Applications, vol II , pp. 594 -- 600 , ( July 2011 ). James LaGrone, Ayodunni Aribuki, and Barbara Chapman, A set of microbenchmarks for measuring OpenMP task overheads. International Conference on Parallel and Distributed Processing Techniques and Applications, vol II, pp. 594--600, (July 2011)."},{"key":"e_1_3_2_1_23_1","volume-title":"LLNL OpenMP Performance Suite Description, https:\/\/computation.llnl.gov\/casc\/sphinx\/","author":"de Supinski Bronis R.","year":"2001","unstructured":"Bronis R. de Supinski , LLNL OpenMP Performance Suite Description, https:\/\/computation.llnl.gov\/casc\/sphinx\/ , 2001 Bronis R. de Supinski, LLNL OpenMP Performance Suite Description, https:\/\/computation.llnl.gov\/casc\/sphinx\/, 2001"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30961-8_24"},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"IPDPS 2007","author":"Saini S.","year":"2007","unstructured":"S. Saini , D. Talcott , R. Thakur , P. Adamidis , R. Rabenseifner , and R. Ciotti . \" Parallel I\/O performance characterization of Columbia and NEC SX-8 superclusters.\" In Parallel and Distributed Processing Symposium, 2007 . IPDPS 2007 . IEEE International , pp. 1 -- 10 . IEEE, 2007 . S. Saini, D. Talcott, R. Thakur, P. Adamidis, R. Rabenseifner, and R. Ciotti. \"Parallel I\/O performance characterization of Columbia and NEC SX-8 superclusters.\" In Parallel and Distributed Processing Symposium, 2007. IPDPS 2007. IEEE International, pp. 1--10. IEEE, 2007."},{"key":"e_1_3_2_1_26_1","unstructured":"NAS Parallel Benchmarks (NPB) http:\/\/www.nas.nasa.gov\/publications\/npb.html  NAS Parallel Benchmarks (NPB) http:\/\/www.nas.nasa.gov\/publications\/npb.html"},{"key":"e_1_3_2_1_27_1","unstructured":"OVERFLOW http:\/\/aaac.larc.nasa.gov\/~buning\/  OVERFLOW http:\/\/aaac.larc.nasa.gov\/~buning\/"},{"key":"e_1_3_2_1_28_1","first-page":"1","volume-title":"Storage and Analysis, 2008. SC 2008. International Conference for","author":"Saini S.","year":"2008","unstructured":"S. Saini , D. Talcott , D. Jespersen , J. Djomehri , H. Jin , and R. Biswas . \" Scientific application-based performance comparison of SGI Altix 4700, IBM POWER5+, and SGI ICE 8200 supercomputers.\" In High Performance Computing, Networking , Storage and Analysis, 2008. SC 2008. International Conference for , pp. 1 -- 12 . IEEE, 2008 . S. Saini, D. Talcott, D. Jespersen, J. Djomehri, H. Jin, and R. Biswas. \"Scientific application-based performance comparison of SGI Altix 4700, IBM POWER5+, and SGI ICE 8200 supercomputers.\" In High Performance Computing, Networking, Storage and Analysis, 2008. SC 2008. International Conference for, pp. 1--12. IEEE, 2008."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2010.55"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.32"},{"key":"e_1_3_2_1_31_1","unstructured":"InfiniBand Trade Association: http:\/\/www.infinibandta.org.  InfiniBand Trade Association: http:\/\/www.infinibandta.org."},{"key":"e_1_3_2_1_32_1","unstructured":"Building a Native Application for Intel\u00ae Xeon Phi#8482; Coprocessors http:\/\/software.intel.com\/en-us\/articles\/building-a-native-application-for-intel-xeon-phi-coprocessors.  Building a Native Application for Intel\u00ae Xeon Phi#8482; Coprocessors http:\/\/software.intel.com\/en-us\/articles\/building-a-native-application-for-intel-xeon-phi-coprocessors."},{"key":"e_1_3_2_1_33_1","unstructured":"I\/O performance and best way to run Native executable http:\/\/software.intel.com\/en-us\/forums\/topic\/382695.  I\/O performance and best way to run Native executable http:\/\/software.intel.com\/en-us\/forums\/topic\/382695."}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Denver Colorado","acronym":"SC13"},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:21Z","timestamp":1750231701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503272"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":33,"alternative-id":["10.1145\/2503210.2503272","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503272","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}