{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T19:34:21Z","timestamp":1791228861996,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2013,11,17]],"date-time":"2013-11-17T00:00:00Z","timestamp":1384646400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2013,11,17]]},"DOI":"10.1145\/2503210.2503281","type":"proceedings-article","created":{"date-parts":[[2013,10,30]],"date-time":"2013-10-30T12:55:22Z","timestamp":1383137722000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":91,"title":["Supercomputing with commodity CPUs"],"prefix":"10.1145","author":[{"given":"Nikola","family":"Rajovic","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul M.","family":"Carpenter","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Isaac","family":"Gelado","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikola","family":"Puzovic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain and Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2013,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762787"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/1413370.1413394"},{"key":"e_1_3_2_1_3_1","volume-title":"http:\/\/www.apm.com\/global\/x-gene\/docs\/X-GeneOverview.pdf","author":"Micro Applied","year":"2012","unstructured":"Applied Micro . APM \"X-Gene\" Launch Press Briefing . http:\/\/www.apm.com\/global\/x-gene\/docs\/X-GeneOverview.pdf , 2012 . Applied Micro. APM \"X-Gene\" Launch Press Briefing. http:\/\/www.apm.com\/global\/x-gene\/docs\/X-GeneOverview.pdf, 2012."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the European Workshop on OpenMP","volume":"8","author":"Balart J.","year":"2004","unstructured":"J. Balart , A. Duran , M. Gonz\u00e0lez , X. Martorell , E. Ayguad\u00e9 , and J. Labarta . Nanos Mercurium: a research compiler for OpenMP . In Proceedings of the European Workshop on OpenMP , volume 8 , 2004 . J. Balart, A. Duran, M. Gonz\u00e0lez, X. Martorell, E. Ayguad\u00e9, and J. Labarta. Nanos Mercurium: a research compiler for OpenMP. In Proceedings of the European Workshop on OpenMP, volume 8, 2004."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4655(95)00042-E"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522302"},{"key":"e_1_3_2_1_7_1","unstructured":"Calxeda. Calxeda EnergyCore ECX-1000 Series. http:\/\/www.calxeda.com\/wp-content\/uploads\/2012\/06\/ECX1000-Product-Brief-612.pdf 2012.  Calxeda. Calxeda EnergyCore ECX-1000 Series. http:\/\/www.calxeda.com\/wp-content\/uploads\/2012\/06\/ECX1000-Product-Brief-612.pdf 2012."},{"key":"e_1_3_2_1_8_1","unstructured":"DEISA project. DEISA 2; Distributed European Infrastructure for Supercomputing Applications; Maintenance of the DEISA Benchmark Suite in the Second Year. Technical report.  DEISA project. DEISA 2; Distributed European Infrastructure for Supercomputing Applications; Maintenance of the DEISA Benchmark Suite in the Second Year. Technical report."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of Supercomputing","volume":"99","author":"Folk M.","year":"1999","unstructured":"M. Folk , A. Cheng , and K. Yates . HDF5: A file format and I\/O library for high performance computing applications . In Proceedings of Supercomputing , volume 99 , 1999 . M. Folk, A. Cheng, and K. Yates. HDF5: A file format and I\/O library for high performance computing applications. In Proceedings of Supercomputing, volume 99, 1999."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2012.11.031"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.11.001"},{"key":"e_1_3_2_1_15_1","volume-title":"http:\/\/www.arm.com\/files\/downloads\/ARMv8_Architecture.pdf","author":"Grisenthwaite R.","year":"2011","unstructured":"R. Grisenthwaite . ARMv8 Technology Preview . http:\/\/www.arm.com\/files\/downloads\/ARMv8_Architecture.pdf , 2011 . R. Grisenthwaite. ARMv8 Technology Preview. http:\/\/www.arm.com\/files\/downloads\/ARMv8_Architecture.pdf, 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.108"},{"key":"e_1_3_2_1_17_1","volume-title":"GTC 2013 Keynote","author":"Huang J.-H.","year":"2013","unstructured":"J.-H. Huang . GTC 2013 Keynote , March 2013 . J.-H. Huang. GTC 2013 Keynote, March 2013."},{"key":"e_1_3_2_1_18_1","volume-title":"November","author":"Systems IBM","year":"2011","unstructured":"IBM Systems and Technology. IBM System Blue Gene\/Q Data Sheet , November 2011 . IBM Systems and Technology. IBM System Blue Gene\/Q Data Sheet, November 2011."},{"key":"e_1_3_2_1_19_1","unstructured":"IHS iSuppli News Flash. Low-End Google Nexus 7 Carries $152 BOM Teardown Reveals. http:\/\/www.isuppli.com\/Teardowns\/News\/pages\/Low-End-Google-Nexus-7-Carries-\\$157-BOM-Teardown-Reveals.aspx.  IHS iSuppli News Flash. Low-End Google Nexus 7 Carries $152 BOM Teardown Reveals. http:\/\/www.isuppli.com\/Teardowns\/News\/pages\/Low-End-Google-Nexus-7-Carries-\\$157-BOM-Teardown-Reveals.aspx."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. Intel ATOM S1260. http:\/\/ark.intel.com\/products\/71267\/Intel-Atom-Processor-S1260-1MB-Cache-2_00-GHz.  Intel. Intel ATOM S1260. http:\/\/ark.intel.com\/products\/71267\/Intel-Atom-Processor-S1260-1MB-Cache-2_00-GHz."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel. Intel MPI Benchmarks 3.2.4. http:\/\/software.intel.com\/en-us\/articles\/intel-mpi-benchmarks.  Intel. Intel MPI Benchmarks 3.2.4. http:\/\/software.intel.com\/en-us\/articles\/intel-mpi-benchmarks."},{"key":"e_1_3_2_1_22_1","unstructured":"Intel. Intel Xeon Processor E5-2670. http:\/\/ark.intel.com\/products\/64595\/Intel-Xeon-Processor-E5-2670-20M-Cache-2_60-GHz-8_00-GTs-Intel-QPI.  Intel. Intel Xeon Processor E5-2670. http:\/\/ark.intel.com\/products\/64595\/Intel-Xeon-Processor-E5-2670-20M-Cache-2_60-GHz-8_00-GTs-Intel-QPI."},{"key":"e_1_3_2_1_23_1","unstructured":"Khronos OpenCL Working Group. The OpenCL Specification version 1.0.29. http:\/\/khronos.org\/registry\/cl\/specs\/opencl-1.0.29.pdf 2008.  Khronos OpenCL Working Group. The OpenCL Specification version 1.0.29. http:\/\/khronos.org\/registry\/cl\/specs\/opencl-1.0.29.pdf 2008."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1046\/j.1365-246x.1999.00967.x"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1869389.1869396"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155651"},{"issue":"1","key":"e_1_3_2_1_27_1","volume":"2","author":"Mattson T.","year":"1998","unstructured":"T. Mattson and G. Henry . An Overview of the Intel TFLOPS Supercomputer. Intel Technology Journal , 2 ( 1 ), 1998 . T. Mattson and G. Henry. An Overview of the Intel TFLOPS Supercomputer. Intel Technology Journal, 2(1), 1998.","journal-title":"An Overview of the Intel TFLOPS Supercomputer. Intel Technology Journal"},{"key":"e_1_3_2_1_28_1","first-page":"19","volume-title":"IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin . Memory bandwidth and machine balance in current high performance computers . IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter , pages 19 -- 25 , Dec. 1995 . J. D. McCalpin. Memory bandwidth and machine balance in current high performance computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) Newsletter, pages 19--25, Dec. 1995."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.45"},{"key":"e_1_3_2_1_30_1","volume-title":"CUDA Programming Guide 2.2","author":"NVIDIA.","year":"2009","unstructured":"NVIDIA. CUDA Programming Guide 2.2 , 2009 . NVIDIA. CUDA Programming Guide 2.2, 2009."},{"key":"e_1_3_2_1_31_1","volume-title":"Bringing High-End Graphics to Handheld Devices","author":"NVIDIA.","year":"2011","unstructured":"NVIDIA. Bringing High-End Graphics to Handheld Devices , 2011 . NVIDIA. Bringing High-End Graphics to Handheld Devices, 2011."},{"key":"e_1_3_2_1_32_1","first-page":"17","volume-title":"WoTUG-18","author":"Pillet V.","year":"1995","unstructured":"V. Pillet , J. Labarta , T. Cortes , and S. Girona . Paraver: A tool to visualize and analyze parallel code . WoTUG-18 , pages 17 -- 31 , 1995 . V. Pillet, J. Labarta, T. Cortes, and S. Girona. Paraver: A tool to visualize and analyze parallel code. WoTUG-18, pages 17--31, 1995."},{"key":"e_1_3_2_1_33_1","volume-title":"Future Generation Computer Systems, 2013","author":"Rajovic N.","year":"2013","unstructured":"N. Rajovic , A. Rico , N. Puzovic , C. Adeniyi-Jones , and A. Ramirez . Tibidabo: Making the case for an ARM-based HPC system . Future Generation Computer Systems, 2013 . DOI: http:\/\/dx.doi.org\/10.1016\/j.future. 2013 .07.013. 10.1016\/j.future.2013.07.013 N. Rajovic, A. Rico, N. Puzovic, C. Adeniyi-Jones, and A. Ramirez. Tibidabo: Making the case for an ARM-based HPC system. Future Generation Computer Systems, 2013. DOI: http:\/\/dx.doi.org\/10.1016\/j.future.2013.07.013."},{"key":"e_1_3_2_1_34_1","first-page":"464","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Rajovic N.","year":"2013","unstructured":"N. Rajovic , A. Rico , J. Vipond , I. Gelado , N. Puzovic , and A. Ramirez . Experiences With Mobile Processors for Energy Efficient HPC. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , pages 464 -- 468 , 2013 . N. Rajovic, A. Rico, J. Vipond, I. Gelado, N. Puzovic, and A. Ramirez. Experiences With Mobile Processors for Energy Efficient HPC. In Design, Automation & Test in Europe Conference & Exhibition (DATE), pages 464--468, 2013."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133173.2133175"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557171"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.123"},{"key":"e_1_3_2_1_39_1","unstructured":"Texas Instruments. AM5K2E04\/02 Multicore ARM KeyStone II System-on-Chip (SoC) Data Manual November 2012.  Texas Instruments. AM5K2E04\/02 Multicore ARM KeyStone II System-on-Chip (SoC) Data Manual November 2012."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1051\/0004-6361:20011817"},{"key":"e_1_3_2_1_41_1","unstructured":"TOP500. Top500\u00aesupercomputer cites. http:\/\/www.top500.org\/.  TOP500. Top500\u00aesupercomputer cites. http:\/\/www.top500.org\/."},{"issue":"11","key":"e_1_3_2_1_42_1","first-page":"1","article-title":"Eagle\" flies the coop","volume":"24","author":"Turley J.","year":"2010","unstructured":"J. Turley . Cortex-A15 \" Eagle\" flies the coop . Microprocessor Report , 24 ( 11 ): 1 -- 11 , November 2010 . J. Turley. Cortex-A15 \"Eagle\" flies the coop. Microprocessor Report, 24(11):1--11, November 2010.","journal-title":"Microprocessor Report"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1791314.1791347"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.5555\/762761.762788"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/509058.509096"},{"key":"e_1_3_2_1_46_1","unstructured":"Yokogawa. WT210\/WT230 Digital Power Meters. http:\/\/tmi.yokogawa.com\/products\/digital-power-analyzers\/digital-power-analyzers\/wt210wt230-digital-power-meters\/.  Yokogawa. WT210\/WT230 Digital Power Meters. http:\/\/tmi.yokogawa.com\/products\/digital-power-analyzers\/digital-power-analyzers\/wt210wt230-digital-power-meters\/."}],"event":{"name":"SC13: International Conference for High Performance Computing, Networking, Storage and Analysis","location":"Denver Colorado","acronym":"SC13","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"]},"container-title":["Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503281","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2503210.2503281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:28:21Z","timestamp":1750231701000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2503210.2503281"}},"subtitle":["are mobile SoCs ready for HPC?"],"short-title":[],"issued":{"date-parts":[[2013,11,17]]},"references-count":46,"alternative-id":["10.1145\/2503210.2503281","10.1145\/2503210"],"URL":"https:\/\/doi.org\/10.1145\/2503210.2503281","relation":{},"subject":[],"published":{"date-parts":[[2013,11,17]]},"assertion":[{"value":"2013-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}